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iAbstract
Reliability of integrated circuits fabricated using deep-submicrometer technology nodes
is significantly affected by variations in process parameters, supply voltage and am-
bient temperature (PVT). More recently, also time-dependent degradation modes in
complementary metal oxide semiconductors (CMOS) have risen as a key aspect in a
reliability-driven analog integrated circuit design, as aging mechanisms additionally
threaten a reliable operation over lifetime. These so called PVTA variations need to
be considered during circuit design, in order to satisfy given specification limits and
reliability constraints. Whereas in the digital domain methods handling these shifts
have already been established over the past decades, the analog domain is still in need
of aging-aware design methods, which help to solve the challenges caused by degrading
circuit characteristics.
In practice, most analog designs start with hand calculated estimates of circuit charac-
teristics, which need to be proven and refined by SPICE equivalent circuit simulations.
However, the impact of degradation modes on circuit characteristics is first investigated
after all design targets have been set. Special reliability simulators use complex models
of degradation effects in order to compute expected deviations in circuit behavior
based on a series of different SPICE simulations. This scheme results in long iterative
simulation runs and leaves no insight to the designer on how to optimize towards higher
reliability.
The focus of this thesis is on the development and implementation of aging-aware design
methods, which are suitable to satisfy current needs of analog circuit design. Based
on the well known gm/ID sizing methodology, an innovative tool-assisted aging-aware
design approach is proposed, which is able to estimate shifts in circuit characteristics
using mostly hand calculation schemes. The developed concept of an operating point-
dependent degradation leads to the definition of an aging-aware sensitivity, which is
compared to currently available degradation simulation flows and proves to be efficient
in the estimation of circuit degradation. Using the aging-aware sensitivity, several
analog circuits are investigated and optimized towards higher reliability. Finally, results
are presented for numerous target specifications.

iii
Kurzfassung
Die Zuverlässigkeit von integrierten Schaltkreisen, die unter Verwendung von Technolo-
gieknoten im Submikrometerbereich hergestellt werden, unterliegen signifikanten Varia-
tionen der Prozessparameter, Versorgungsspannung und Temperatur (PVT). Unlängst
erhalten auch zeitabhängige Degradierungsmoden eine Schlüsselrolle im zuverlässigkeit-
sorientierten Entwurf analoger integrierter Schaltungen, da diese Alterung zusätzlich den
Betrieb über die Lebenszeit beeinflusst. Diese sogenannten PVTA Variationen müssen
im Entwurf berücksichtigt werden, um gegebene Spezifikationen der Zuverlässigkeit
einzuhalten. Während in der digitalen Domäne bereits seit Jahrzehnten Verfahren
zur Einhaltung von Spezifikationen unter Berücksichtigung von PVTA Variationen
existieren, werden diese Methoden in der analogen Domäne noch vermisst.
Im Allgemeinen beginnt der Entwurf von analogen Komponenten durch Berechnung
von einfachen Gleichungen ohne Rechnerunterstützung. Die abgeschätzten Charakteris-
tiken werden basierend auf einer Netzliste durch eine SPICE äquivalente Simulation
gestützt und verfeinert. Die Auswirkung der Degradationsmoden auf Schaltungseigen-
schaften wird erst nach der Festlegung aller Entwurfsziele betrachtet. Spezielle Zu-
verlässigkeitssimulatoren verwenden komplexe Alterungsmodelle zur Berechnung der
erwarteten Abweichung in den Schaltungseigenschaften, aufbauend auf einer Reihe un-
terschiedlicher SPICE Simulationen. Hierdurch entstehen lange Simulationszeiten und
es ergeben sich keine Einblicke für den Entwurf der Schaltung, durch welche Änderungen
eine Erhöhung der Zuverlässigkeit erzielt werden kann.
Der Schwerpunkt dieser Arbeit ist die Entwicklung und Implementierung einer En-
twurfsmethode für analoge Schaltungen, die die Berücksichtigung von Alterungsmech-
anismen bereits im Handentwurf ermöglicht. Basierend auf der bekannten gm/ID
Dimensionierungsmethode wird ein programmgestützter Entwurfsansatz vorgestellt, der
auf Basis von Handberechnungen die alterungsabhängige Verschiebung von Schaltung-
seigenschaften bestimmen kann. Das entwickelte Konzept der arbeitspunktabhängigen
Degradierung führt zur Definition von alterungsabhängigen Sensitivitätsfeldern, die
mit bestehenden Simulationsabläufen verglichen werden und sich als effiziente Methode
zur Approximation von Alterungseinflüssen herausstellt. Mit Hilfe dieser Methodik
werden verschiedene Schaltungen untersucht und auf höhere Zuverlässigkeit hin opti-
miert. Abschließend werden Ergebnisse für unterschiedliche Schaltungseigenschaften
präsentiert.
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1 Introduction
Design and development of electronic components with reliable operational lifetimes of
several years or even decades has become a key challenge in several fields of safety-critical
applications, such as automotive, avionic or medical. The need for reliable electronics
is seen for all three of these fields. In the case of automotive applications, two fields are
emerging at a rapid development pace: safety systems and components for autonomous
driving. A recent study [117] shows a huge increase in the potential market share for
automotive electronics from 2015 to 2020, which is almost entirely driven by an increase
for safety systems and components for autonomous driving, as seen in Fig. 1.1. The
total market share increases from 31.86 billion Euro to 115.20 billion Euro, where the
difference of 83.34 billion Euro is almost completely build on the increase in those to
sectors (63.33 billion Euro). Avionic manual systems have been replaced by electronics
over the past decades, e.g. in fly-by-wire systems [37]. Obviously, those systems need
to be highly reliable during flight operation. This not only includes the algorithmic
core, but also sensors and measurement systems, which are distributed throughout the
aircraft. Most of these exterior components are composed of mixed-signal circuits with
a high percentage of analog circuitry. A main relief on the constraints of reliability
for automotive and avionic electronic systems is the ability to replace parts as needed
(or demanded by service intervals). In medical applications, such as a pacemaker or
an intracortical neural measurement system, a change of components is not easily
performed, as this mostly involves medical surgeries. These surgeries put patience in
danger, which should be avoided under any circumstances. All of the above fields of
electronic applications build upon reliable systems and circuits, which need to satisfy
high standards.
The design of integrated circuits usually incorporates the use of transistor models, which
describe the behavior of a device directly after fabrication. However, there exist several
physical degradation mechanisms, which alter transistor parameters over time, leading
to degraded circuit characteristics. One of the most discussed modes are negative bias
temperature instability (NBTI) and hot carrier degradation (HCD), which both lead to
a shift of the threshold voltage of a transistor. These physical degradation modes are a
major source of reliable issues, which need to be addressed, in order to assure a proper
operation of the system.
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Figure 1.1: Developement of potential market share considering the automotive sector
in billion Euro. Estimates for (a) 2015 and (b) 2020 [117].
When these reliability issues first occurred, the design flow for developing analog
integrated circuits had not been adopted to the upcoming challenges. In the digital
domain an impact of degradation is mostly seen as a shift in a gate delay, which could
already be analyzed with existing yield and timing analysis tools. The analog domain
is based on a completely different development flow and the impact on circuit level is
seen in many different performance characteristics. However, decades ago the measured
influence on analog circuits seemed little, so not attempt was made to account for
degradation in the design flow. As smaller technology nodes evolved, the impact of
degradation effects on analog circuits increased. Since the design flow has not changed,
an estimation of reliability (or lifetime) has only been performed at the very end and
has more been considered as a post-schematic analysis. This is mostly due to the
complicated nature of the degradation modes, for which specific simulators are needed
to calculate the estimated deviations in behavior. Typically, a simulation addressing
transistor reliability effects is at least two to three time slower, than a regular circuit
simulation. Both of these factors, the need of additional simulators and the enormous
increase in the computational runtime of the simulators, has led to the situation that
even today, no effort is made to put these steps to earlier design phases.
However, as degradation and reliability become more and more a key aspect in circuit
design, these issues should be dealt with as early as possible in the design flow, as major
decisions are made in the very beginning of the design flow: the hand calculation phase.
Although modern research approaches try to cover the aspect of aging circuits in early
design phases, all of them basically still rely on complete circuits, which again puts
the investigation of degradation to end of the design flow. An approach, where the
estimation of reliability effects is brought to the hand calculation phase, has not been
thoroughly investigated so far.
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1.1 Contributions by the Author
The core contribution of this work is an aging-aware design methodology for analog
integrated circuits, which provides methods and tools allowing a consideration of
degradation-induced deviations of circuit characteristics at the very beginning of the
design flow. This is achieved by using normalized small signal parameters, which
degrade in dependence on the operating point of the device [51]. The notion of an
operating point-dependent degradation leads to the definition of a so called aging-aware
sensitivity (AAS) [54] [48], enabling designers to take degradation into account as an
analytical parameter.
In order to allow an investigation on reliability effects at an early design phase, a
proper design method needs to be chosen and evaluated first. In general, there exist
several different design methods, which account for simple hand calculations results.
The majority of these methods are based on Shockley’s quadratic MOS equations,
which have been used for years. However, modern technology nodes do not follow these
models anymore, which is why innovative charge-based MOS models, such as the EKV
MOS model, have led to a different approach: the gm/ID sizing methodology. Within
this work the gm/ID methodology is chosen as the basis for a degradation analysis on
transistors. The normalized small signal parameters, which are taken from the gm/ID
method, are expanded to account for a transistor degradation, which is dependent on
the operating point of the device. This phenomenon leads to the definition of a new
operating tuple, which accounts for the aging behavior and still is fully compatible with
the already known sizing methodology. The methods developed around the operating
point-dependent degradation have been implemented into a math-assisted tool, which
provides easy access to all transistor parameters within the gm/ID regime at a fresh
and also at a degraded state. This GMID-Tool is also able to calculate an estimated
degradation of circuit characteristics by using analytic performance expressions [55].
The results of the operating-point degradation analysis are used to estimate deviations
in circuit characteristics over time, by solely relying on hand calculation approximations.
Several circuit characteristics are investigated on different analog circuits. Further, a
complete analysis method is developed, which is able to predict the degradation for any
analytical performance expression, as it is usually provided in analog circuit design [54]
[48]. The definition of the aging-aware sensitivity is directly built upon the concept of
the operating point-dependent degradation.
Also other aging-aware design methods for analog circuits have been explored. A
topology driven design method for increasing the reliability of amplifiers has been
proposed in [50]. In this study, different bias circuits and current mirror topologies are
compared in regards of their response to certain degradation modes. The results are
used in a folded cascode amplifier design and lead to a considerable increase in reliability.
In order compute reliability figures out of a statistically generated batch of samples, an
efficient simulation flow has been developed, which accounts for process variability and
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degradation mechanisms simultaneously. The variability-aware gradual aging (VAGA)
approach [52] reduces the overall simulation effort compared to a standard Monte Carlo
flow.
1.2 Structure of this Work
In chapter 2 the fundamental terms yield and reliability are introduced. Also, a
nomenclature is presented, which is used throughout this work. After that, different
aging mechanisms and the according modeling approaches are described, introducing
hot carried degradation as well as bias temperature instability. At last, a brief overview
of current aging simulation tools is given.
Chapter 3 begins with a study on different current mirror and bias circuit topologies.
Multiple combinations are investigated in regards of their response to degradation
modes. After that, an innovative variability-aware gradual aging simulation flow is
presented, which generates reliability figures from a set of distributed samples. The
result of the structural bias circuit and current mirror study are used to increase the
aging behavior of folded cascode amplifier, as used in a neural measurement system.
In chapter 4 the concept of operating point-dependent degradation and the underlying
gm/ID sizing methodology is introduced. These are used to investigate aged performance
characteristics of a common source amplifier. After that, the GMID-Tool is presented
and used to demonstrate an aging-aware design of a Miller amplifier.
Chapter 5 presents the aging-aware sensitivity (AAS) method for analog circuit design.
An analysis on a common source amplifier demonstrates the AAS method by generating
so called AAS-maps. A validity analysis is shown to explore the extend of the AAS and
its boundaries. At last, optimum aging-aware operating points are found through the
use of the AAS method.
In the last chapter a summarized conclusion of each of the main contributions of this
work is given. Also, an outlook to the development of the AAS method is presented
and discussed.
2 Reliability in CMOS
Circuits
A system based on integrated circuits is designed to perform a specific function. The
range, in which the system operates, is limited by specifications and only if these are
met, the system properly fulfills its task. A designer is responsible for the design of the
system and its ability to operate within these limits. These designs are based on models
and assumptions, which describe the behavior of the circuit and its inherent transistors
in a most ideal way. However, imperfections within the CMOS process scheme cause
deviations from the model, leading to small changes in geometries or other process
related metrics. The influence of these imperfections act spatially as well as temporally,
some are systematic and others random, but all of them limit the functionality of the
design and may even cause failures, which make a system unreliable.
The analysis of these failures on circuit or system level demands a fairly deep under-
standing of the underlying unreliability issues on transistor and process level. Not
all of these unreliability effects apply to all levels of design, e.g. some effects need to
be addressed at layout level, others at schematic level, and the impact even differs in
dependence on the technology node. It is therefore important to understand the extend
and applicability of each effect and how these alter characteristics of an integrated
circuit design.
This chapter first introduces a terminology around the notion of reliability. After that,
the most common degradation modes are compared using a spatial basis, which nicely
describes the extend of each effect from atomic to die level. Each of these effects
is then described in subsequent sections. A brief introduction to common reliability
simulators is given. At last compact models for the most important aging mechanisms
are described.
2.1 Fundamentals
The analysis of unreliability issues in CMOS environments is mathematically described
through stochastic definitions and expressions. The formalism, which is described in
this section, derives a basic understanding of the terms yield and reliability and how
6 2 Reliability in CMOS Circuits
these relate to metrics found in the area of integrated circuits. Both terms are linked to
the reliability function and failure rate, which is discussed afterwards.
2.1.1 Yield and Reliability
Yield and reliability are strongly connected and, as it will be shown, may be used
interchangeably, within a certain extend. Whereas reliability is a function of time, the
term yield is usually not connected to a transient behavior. The definition of yield is
used in the semiconductor processing in order to provide a metric on how many samples
of a circuit passed the post-fabrication test successfully. Optimizing the yield of a batch
involves many different aspects, but the following two major sources can be regarded
as the most important ones: a well defined and calibrated technology node, which
provides accurate MOS models for the designer, and also circuit designs, which are able
to withstand variabilities, which occur during the fabrication process. Calibration and
modeling of the CMOS process is usually provided by the processing semiconductor
foundry and is of no concern for the designer. In this work, the focus is given from the
designer’s view, leaving processing aspects aside.
In order to distinctively define the term yield, a special nomenclature is used, which will
be introduced in the following. Let a specific design of a circuit be defined as τ , which
is, e.g., a schematic. A sample c is a specific incarnation of τ , where process related
variations are taken into account. The vector containing m samples of a topology τ
shall be defined as
c⊤τ = [c1 c2 · · · cm]. (2.1)
A topology consists of multiple transistors, each defined by various parameters (Vth,
gm, gds, ids, etc), which are dependent on the operating point tuple TOP. Note that
the placement of a transistor in a schematic, is bound to the topology τ , whereas the
transistor parameter are dependent on the actual process corner and therefore bound
to a sample. The vector containing all transistor parameters of a specific transistor
k is defined as
dkTOP
⊤ = [d0 d1 · · · dw]. (2.2)
Each circuit holds specific characteristics such as gain or bandwidth. A performance
value is a scalar value, which represents a specific characteristic of a sample of a circuit.
Ultimately, the characteristic of each sample is given by the transistor parameters dkTOP.
The vector of n performance values is defined as
p(cj)⊤ = [p1(cj) p2(cj) · · · pn(cn)] (2.3)
with cj = cj
(
dkTOP
)
. (2.4)
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A specification sets limits, which a performance value needs to achieve. The set of n
specification limits is defined as
s⊤p = [sp1 sp2 · · · spn]. (2.5)
An evaluation function fsj(ci) probes whether the j-th performance value of sample
ci fulfills its specification limit sj. It is defined as
fsj(ci) =
⎧⎪⎨⎪⎩1, if pj(ci) fulfills spj0, else. (2.6)
A specific sample ci is considered to be a good sample, if all performance values fulfill
their specification limits, such that
fsj(ci) = 1 ∀ j = {1, 2, . . . , n} (2.7)
or in equivalence, a good sample fulfills
n∏
j=1
fsj(ci) = 1. (2.8)
The quotient of good samples to all samples is considered to be the yield of the circuit
(topology), which shall be denoted as Yτ :
Yτ =
∑m
i=1
∏n
j=1 fsj(ci)
m
. (2.9)
The definition from Eq. (2.9) describes how many samples have been processed, which
are unable to fulfill certain specification limits. The reason of failure is a design, which
is unable to compensate for variability. Once a sample is processed and operates,
time-dependent issues arise, which change the behavior of the sample over time and
failures or dysfunctions will occur eventually. These in-field failures are not taken into
account by the definition of yield in Eq. (2.9). Therefore, a new metric needs to be
introduced.
The probability, that a given sample fulfills all its specifications for a certain operating
time t is defined as reliability [36]. The definition of reliability can directly be determined
from (2.9), if ci (and therefore fsj(ci)) is considered to be time-dependent. Since the
performance value of a sample is dependent on the transistor parameters, these need to
be dependent on the operating time
pi(cj(t)) = f(dkTOP, t). (2.10)
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From this, the reliability Rτ is defined as
Rτ (t) =
∑m
i=0
∏n
j=0 fsj(ci(t))
m
. (2.11)
The expressions in Eq. (2.9) and (2.11) show, that reliability may be interpreted as a
time-dependent yield and correspondingly, yield as the reliability at time t = 0:
Rτ (t) = Yτ (t) (2.12)
Yτ = Rτ (0) (2.13)
As the difference for yield and reliability is its dependence on time, both are often
referred to as fresh and aged yield respectively [79].
2.1.2 Reliability Function and Failure Rate
The definition from (2.11) links the term reliability to a time-dependent yield, which
is useful for determining the fresh and aged yield of a specific design, e.g. through
simulation and evaluation. In addition to this definition, there exist fundamental
principles when modeling reliability. Aside from reliability, failure rate is an important
indicator for time-dependent device properties.
In order link both terms, a different approach on defining reliability than the one in
(2.11) has to be used. Let Xlife be a random variable, which denotes the lifetime of a
device and F (t) shall correspond to its cumulative distribution function, which returns
the probability of a device not exceeding a specific operating time t,
F (t) = prob(Xlife ≤ t), (2.14)
then the reliability R(t) may be written as
R(t) = prob(Xlife > t) (2.15)
= 1− F (t). (2.16)
The term R(t) is referred to as the reliability function and F (t) is the lifetime distribution
function [75] [126]. The failure rate (or hazard function) h(t) may be interpreted as the
frequency at which a device fails (e.g. once per decade). If the failure of the device is
non-recoverable, then h(t) is an indicator for how fast the device approaches its end of
lifetime. The definition can be derived through the use of R(t):
h(t) = −R˙(t)
R(t) =
f(t)
R(t) , (2.17)
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Figure 2.1: Failure rate (or hazard) function h(t) and the corresponding reliability
function R(t) given for the lifetime of a device. Plot is divided into
three regions: infant mortality, normal life and wearout, each with its
corresponding failure rate behavior.
where f(t) is the lifetime probability density function, which is defined as
f(t) = dF (t)dt = F˙ (t). (2.18)
The most common type of the failure rate function is the bathtub curve [70] [1]. The
name is given by the shape of h(t), which is depicted Fig. 2.1 (top). The corresponding
reliability R(t) function is shown underneath h(t). Three distinct regions can be
identified:
Infant mortality
Within this period the device fails due to initial defects or imperfections. The
failure rate decreases until a steady state is reached. Each failing sample also
decreases the reliability, consequently also R(t) decreases.
Useful life
This is the normal mode of operation and the failure rate is approximately constant.
The region is also known as intrinsic failure period. In general the value of h(t) is
very low in this period. As only a small amount of samples fails, the reliability
function only decreases little.
Wearout
This last period is dominated by a steep increase in the failure rate. The raise in
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Figure 2.2: Weibull failure rate function h(t) for different shape factors k over the
characteristic lifetime t/λ. The dotted line is the sum of three Weibull
functions generated by k1 = 0.5, k2 = 1.0 and k5 = 4.5 and is also known
as the bathtub curve. Weibull functions generated from k3 = 2.0 and
k4 = 3.0 show how the shape factor influences the shape of the Weibull
curve.
failure rate forces reliability to steadily decrease until the last sample failed (ap-
proaching R(t)→ 0). The main cause of failures are time-dependent unreliability
issues.
There exist different methods to model the failure rate. One of the most common
models is the use of an exponential failure distribution
F (t) =
∫ t
0
λe−λτ dτ = 1− e−λt, (2.19)
which according to (2.17) and (2.16) results in a reliability and failure rate function of
R(t) = e−λt (2.20)
h(t) = λ. (2.21)
In order to describe the lifetime and reliability of electronic components, the Weibull
distribution is used throughout literature. The distribution is given as
F (t) = 1− exp
[
−(λt)k
]
, (2.22)
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where λ is the scale parameter and k is the shape parameter. The hazard function of a
Weibull distribution results to
h(t) = λk(λt)k−1. (2.23)
The bathtub curve from 2.1 can be modeled using a superposition of several Weibull
failure functions [126], which is illustrated in Fig. 2.2. Here, the sum of three failure
functions results in a representation of the bathtub curve, where k < 1 is used to model
infant mortality, k ≈ 1 models the constant failure rate and k > 1 mimics the wearout.
The time line can be adjusted to fit any lifetime using the scaling factor λ.
As seen in Fig. 2.1, scaling has a huge impact on device reliability. This phenomenon
consists of several individual mechanisms. Scaling reduces the minimum channel length
of transistors and therefore leads to steadily decreasing geometries. During the process
of CMOS circuits, defect particles cause errors in the lithography, which highly depend
on the size of the defect particle. The impact of a defect particle of a specific size
increases, as scaling reduces the size of the transistors. This mainly results in an increase
of infant mortality.
Secondly, wearout mechanisms also increase, as scaling not only decreases device
dimensions, but also the thickness of the gate dielectric. A thin dielectric is more likely
to conduct a higher leakage current, than a thick equivalently stressed one under the
same voltage conditions. This increase in leakage induces effects like time-dependent
dielectric breakdown (TDDB) and ultimately bias temperature instability (BTI). Due
to scaling, these time-dependent wearout modes cause a device to fail earlier for each
new technology node [121].
Both scaling induced mechanisms, an increase of infant mortality and the impact
of wearout modes, worsen the reliability of upcoming technology nodes. As safety-
critical applications cannot tolerate high failure rates, these applications are covered
by established nodes. However, even if the device is fabricated using a rather large
CMOS process, there still exist unreliability issues, which need to be addressed. The
most common are discussed in the following.
2.2 Classification of Reliability Issues
A summary of physical degradation and unreliability modes is illustrated in Fig. 2.3.
In contrast to other illustrations [27] [17] [79], the modes are ordered by their spatial
influence, which can be thought of as a spatial wavelength or characteristic length,
ranging from the largest to the smallest. The classification in order of spatial influence
is chosen in accordance to Pelgrom’s mismatch law [87], which is further discussed in
section 2.2.3. The largest spatial influence indicates an effect which acts on wafer level,
whereas the smallest represents an influence on atomic scale. The center of action is
virtually placed inside the channel of a transistor, such that effects with a spatial range
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Figure 2.3: Spatial view on CMOS variability and reliability effects.
less than a channel length are considered to act inside the channel area. This scheme
helps to understand which mode has to be regarded at what scale, e.g. the separation
of inter- and intra-device modes. Depending on the used technology nodes, the spatial
classification depicted in Fig. 2.3 may change due to different wafer or device sizes. The
illustration is chosen to follow an artificial technology node with a channel length of
around 1 µm and a wafer diameter of about 8 inch.
As shown in the last section, yield and reliability are strongly linked, since since Yτ (t)
is just a time dependent yield, which is exactly the definition of Rτ (t). In equivalence,
the terms variability and degradation are linked in the same way. Variability describes
effects, which are responsible for a statistical spread of process and transistor parameters
after fabrication. Degradation shall be defined as all effects, which act during the lifetime
of a circuit.
Variability effects occur immediately after production and do not depend on the operat-
ing time. This mode consists of random components (e.g. random dopant fluctuations
(RDF) and line edge roughness (LER)) and systematic components (e.g. process gra-
dient effects). These effects highly depend on the actual layout geometry and are
mostly due to a non-idealistic lithography. Minor differences in the projection from the
mask result in small deviations of transistor and circuit characteristics and thus deter-
mines the fresh yield of a circuit. Degradation effects are time-dependent and further
separated into transient modes (e.g. electromagnetic interference (EMI), single event
upsets (SEU)) and aging modes (electromigration (EM), bias temperature instability
(BTI), etc.). Transient modes occur once in time and lead to a sudden deviation or
failure and usually do not leave a permanent change in the circuit. Aging modes are
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operating-time-dependent and may result in a permanent shift of circuit characteristics.
The random and systematic part is equivalent to the separation of degradation into
transient and aging effects, as these either occur randomly or systematically in time.
Note that the classification borders given in Fig. 2.3 are not considered to be sharp,
since relative dimensions of a wafer or die change over different technology nodes.
In the following sections, variability and degradation effects are described. Aging effects
are discussed in a separate section, as the remaining chapters of this work highly focus
on these degradation modes.
2.2.1 Variability
Process variability (or static reliability) becomes worse for decreasing geometries in
newer technology nodes. As complexity in lithography increases, e.g. through the use
of double pattering [85] or stepper motion [127], it is more and more difficult to ensure
proper development of CMOS layers. Variability is usually distinguished in local (or
intra-die) variations and global (or inter-die) variations. Intra-die variability causes
mismatch in transistors or circuits, which originally were designed to be identical. The
spatial impact only affects neighboring devices or short distanced circuits. Inter-die
variability addresses effects, which act from die to die, even across a whole wafer. This
occurs, if dies or wafers are processed at a different time or in a different manufacturing
chain. Intra-die variation changes the mean value of process related metrics (e.g. dopant
concentration or threshold voltage). Most issues in unreliability originate from local
variations [7], which will be further discussed in the following.
Local variability is further differentiated into random and systematic effects. As shown
in Fig. 2.3, these effects act on different spatial ranges. From a variability perspective,
both may be seen as the same statistical process variable at different spatial frequencies.
This idea has first been formulated in [87], but outside the context of degradation. The
illustration in Fig. 2.3 expands this view by the addition of time-dependent degradation
effects. In the following the most important variability sources are discussed.
2.2.2 Systematic Inter-device Effects
Most of these effects are more general and are described as offsets of gradients. A gradient
describes the change of process parameters in dependence on the area coordinate across
a wafer, which affects e.g. the oxide thickness or dopant concentration. These effects can
be seen as the systematic time-independent part of each individual unreliability effect.
As channel lengths decrease in modern technology nodes, these effects will become more
apparent and a major limitation to circuit characteristics [2]. Systematic effects like
gradients in layout are addressed by symmetric transistor positioning, e.g. a common
centroid layout for transistors [46].
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2.2.3 Random Intra-device Effects
Random variability has a short spatial characteristics length and therefore acts on an
inter-device level. Most described phenomena are random dopant effects, line edge
and width roughness, trapped charges at the gate-channel interface and also variations
in oxide thickness resulting from interface roughness [79] [2]. Intra-device effects add
mismatch to circuit elements, which are designed to be identical and are positioned
closely in the layout. As the spatial range is limited to the boundaries of the device, these
effects are statistically independent from one device to another. A general formalism
describing how area-dependent variability influences the mismatch of transistors is given
by Pelgrom [87].
Let P (x, y) be an arbitrary process parameter, which is dependent on the die coordinates
x and y, then the mismatch ∆P of two identical parameters located at different
coordinates defined by (x1, y1) and (x2, y2) is given by [87]
∆P (x12, y12) =
1
A
(∫∫
A(x1,y1)
ρ(x′, y′) dx dy −
∫∫
A(x2,y2)
ρ(x′, y′) dx dy
)
. (2.24)
Using a two-dimensional Fourier transformation, it is possible to separate the geometry-
dependent part and the mismatch source1:
∆P(ωx, ωy) = G(ωx, ωy)P(ωx, ωy) (2.25)
According to [87], these parts can be regarded as a mismatch source P(ωx, ωy), which
generates spatial frequencies, and a geometry dependent filter function given by G(ωx, ωy).
The concept of spatial frequencies is the basis for the diagram in Fig. 2.3, where each
unreliability effect is treated as a mismatch source with different spatial bandwidths,
ordered by the spatial wavelength.
The description in (2.25) can be used to determine the variance of ∆P . The solution
leads to Pelgrom’s model:
σ2(∆P ) = A
2
P
WL
+ S2PD2x (2.26)
where AP is a technology dependent area proportionality constant for P and SP is the
variation of parameter P with respect to the spacing Dx, WL is the are of the device.
Unreliability modes, which only act within a device, are mostly uncorrelated to the
distance and therefore can be described by a first order approach [79]:
σ2(∆P ) ≈ A
2
P
WL
(2.27)
1The integral in (2.25) may be interpreted as the convolution of double box functions formed by the
integral boundaries [87].
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At device level, most variations are seen in the gate length L, the threshold voltage Vth
and the current factor β [129], which is modeled using (2.27)
σ(∆Vth) =
AVth√
WL
. (2.28)
The mismatch constant AVth scales down with each new technology node, but is mostly
limited by the accuracy of the lithography and also other factors. There exist two
major effects, which need to be discussed: random dopant fluctuation and line edge
(and width) roughness.
Random Dopant Fluctuations
Variation in the threshold voltage partly results from a nonuniform distribution
of dopant atoms. As technology scales down, the influence and variation of the
number of dopant atoms increases (because the total number of channel atoms
also decreases) [74] [109]. In [74] it is shown, that random dopant fluctuations is
responsible for more than 60% of the Vth mismatch of identically designed NMOS
transistors in a 65 nm process. These results have been verified further in a 45 nm
technology node. The variation on the threshold voltage based on RDF is mostly
modeled by [106]
σrdf(∆Vth) = Φ · tOX
ϵOX
4
√
N√
WeffLeff
, (2.29)
where Φ is a technology and temperature dependent constant, tOX is the gate
oxide thickness, ϵOX is the oxide permittivity, N is the number of channel dopants,
and Weff and Leff are the effective width and length of the channel respectively.
Line Edge and Width Roughness
The effect of line edge roughness (LER) or line width roughness (LWR) is a
result of sub-wavelength lithography, which essentially describes the fact that the
wavelength, which is used in the lithography process, is larger than the developed
device area. Sub-wavelength lithography is used since the 0.25 µm technology
node, where a lithography wavelength of λlit = 248 nm is used. Modern nodes
below 130 nm use a light source achieving a λlit = 193 nm, which is still used in
45 nm and below. LER describes the roughness of the edge of line, whereas LWR
is the change in width of a line due to LER. Both mechanisms are depicted in Fig.
2.4.
2.2.4 Transient Degradation Effects
Transient effects occur after production, but do not depend on the actual operating
time of the circuit but are transiently random. In general these modes are induced by
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external events, which affect the circuit at that specific time. Two major effects in this
class are single event upsets (SEU) [66] and electromagnetic interference (EMI) [67].
An SEU is caused by single ionizing particles, such as ions, electrons, photons, etc.
These particles enter a sensitive area in a CMOS device and change its state, e.g.
flipping a bit. This change is induced through the charge, which is created by the
ionization. The error seen at the device output is called an SEU or a soft error. EMI is
a disturbance which is caused by emitted electromagnetic induction or electromagnetic
radiation from an external source. In contrast to SEU, EMI can affect multiple devices
at a time. Both SEU and EMI are not considered to permanently damage transistors
and each of the effects can effect digital as well as analog circuits, but clocked gates are
more prone to these modes.
2.2.5 Other Variability Sources
Despite the above mentioned sources of variability effects, several others have been
identified in modern technology nodes, e.g. random discrete dopant (RDD) [123], metal
gate granularity (MGG) [14] or layout dependence effect (LDD) [107]. No list would be
able to accumulate every existing effect and the importance for each of them is highly
dependent on the used technology node, circuit topology and the runtime environment.
2.3 Aging
In contrast to variability effects, degradation occurs after production and is a function
of time. Degradation mechanisms, which depend on the operating time (despite being
randomly distributed over time) are classified as aging. As seen in Fig. 2.3, there exist
multiple aging mechanisms. Each of them acts with different spatial wavelength, or
in other words, is active for different minimum channel lengths. In this section, each
of these aging mechanism is explained by their physical origin and also how these are
modeled in simulation environments.
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2.3.1 Physical Origin of Aging Mechanisms
Aging or operating time-dependent degradation is perceived as a shift in a transistor
parameter, where the magnitude of the shift changes over time. Degradation modes,
which follow this definition are hot carrier degradation (HCD), bias temperature
instability (BTI) (and its discrete variant random telegraph noise (RTN)) and time-
dependent dielectric breakdown (TDDB). Each effect has different modeling approaches
and varies in the impact on transistor parameters, but the physical origin is often
overlapping or even identical. The most common physical degradation modes are
interface state generation, electron or hole trapping and deep oxide traps, which are
discussed in more detail in the following.
Interface State Generation
During the fabrication process of a MOS transistor, at some point the gate oxide is
deposited over the channel area. The oxide consists of silicon dioxide (SiO2), which
is often referred to as silicon oxide, and the bulk material consists of doped silicon
(Si). Both of these crystalline structures differ in their geometrical configuration,
e.g. different lattice constants. This leads to crystallographic defects along the
interface of channel and gate. Consequently, some chemical bounds are not satisfied,
which results in free carriers and also in so-called dangling bonds. Each dangling
bond provides an extra energy state between the valence and conducting band,
which are referred to as interface states. The number of interface states is given
by Nit and the change is given by the interface state generation ∆Nit.
Electron and Hole Trapping
If potential energy is supplied (e.g. through the gate potential VG), free carriers
will interact with interface states and get trapped. Depending on the type of
carrier, this effect either is referred to as electron or hole trapping. The number of
trapped charges in interface states is given by Net or Nht. As the channel reaches
the state of inversion, even more free carriers are supplied, which fill up remaining
traps. These traps accumulate a parasitic charge in the gate, which directly causes
a shift in the threshold voltage. The number of production-induced interface states
can be reduced, if the channel is exposed to hydrogen gas (H2) before the SiO2 is
grown on top. The hydrogen fills up dangling bonds and reduces the number of
remaining interface states after the oxide is deposited.
Deep Oxide Traps
Crystallographic defects do not only occur at interfaces, but also within the
material. During the epitaxial growth of the SiO2 dielectric, deep oxide traps are
generated. These deep traps are well beyond the reach of channel carriers and are
only reached through carriers with high kinetic energy.
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The following time-dependent degradation modes are all based on the above discussed
physical mechanisms. Each mode differs in its excitation and also in its ability to be
reversible or not.
2.3.2 Hot Carrier Degradation (HCD)
If a carrier is accelerated under an electric field and gains a higher kinetic energy than
the lattice in thermal equilibrium, it is considered hot [21]. These hot carriers can
cause a significant damage to a transistor, if injected into certain parts of the structure.
Hot carriers, which are generated inside the channel of a MOS device, are referred
to as channel hot carrier (CHC) [125]. Hot particles have enough energy to induce
impact ionization, generation of interface states or even cause defects in the oxide
structure of the insulator at the gate-channel interface. Some of these carriers are
also trapped by other interface states. All of these mechanisms lead to a degradation
of electrical parameters of a transistor, such as the threshold voltage Vth or different
transconductances like gm or gds.
Hot carrier degradation is distinguished into four different mechanisms: channel hot
electron (CHE) injection effect, drain avalanche hot carrier (DAHC) injection, secondary
generated hot electron (SGHE) injection and substrate hot electron (SHE) injection
[108] [29]. More recently these modes are separated into conductive and non-conductive
hot carrier degradation [21], but the physical phenomenas are identical.
Channel Hot Electron (CHE)
The gate and drain potential VG and VD shall be equal in voltage, as depicted in
Fig. 2.5a. In this state, only lucky-electrons are able to surpass the gate oxide and
leave the channel, since for low voltages, no carriers are attracted to the gate and
in the case of a high electric field at the drain DAHC is generated. Lucky-electrons
are hot carriers, which have not been part of a particle collision inside the channel
and are therefore able to continuously gain kinetic energy along the channel. These
channel hot carrier result in a gate current IG or are eventually trapped in deep
oxide traps. As holes have a larger effective mass than electrons, NMOS devices
are more susceptible to CHE.
Substrate Hot Electron (SHE)
The exciting configuration for this mode is shown in Fig. 2.5b. If the bulk voltage
VB is significantly positive or negative, depending on the device type, carriers in
the channel gain energy and are more likely to pass the oxide barrier of the gate
channel interface. This mechanism is independent of the drain and source potential
and therefore uniformly distributed over the channel. This effect is mostly seen
in circuits with a nonzero body bias. NMOS devices suffer from substrate hot
electron injection, whereas in PMOS devices this effect is known as substrate hot
hole (SHH) injection.
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Figure 2.5: Different mechanisms of hot carrier degradation: (a) Channel hot electron
(CHE). (b) Substrate Hot Electron (SHE). (c) Drain Avalanche Hot Carrier
(DAHC). (d) Secondary Generated Hot Electron (SGHE).
Drain Avalanche Hot Carrier (DAHC)
If the transistor is operated in strong saturation, such that the drain voltage is
high compared to the gate voltage, impact ionization occurs at the drain side of
the channel, as shown in Fig. 2.5c. The generated electron hole pairs are now
driven by the electric field inside the channel. Most carriers are attracted to the
gate and cause further ionization or interface state generation. The remaining
particles are accelerated along the channel according to their charge. Only few
are drawn to the bulk and add to the bulk current IB.
Secondary Generated Hot Electron (SGHE)
Carriers, which have been generated from high energetic collisions, such as in the
case of DAHC, are also able to cause further impact ionization events. The now
generated particles are called secondary generated hot carrier. This mechanism
shown in Fig. 2.5d only contributes in small amounts to the overall HCD effect.
Long Term Modeling
Each of the described mechanisms contributes to the overall hot carrier degradation,
but each is only active at a specific state of the transistor. Recently, DAHC has
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been shown to be the most influencing contributor [29]. The long term shift in
threshold voltage due to HCD is generally modeled using a power law [60] [72]
[80] [57]
∆Vth = Ahcd · tn, (2.30)
where n has a value of about 0.5 to 0.7. The generation of interface states is
exponentially dependent on the oxide electric field EOX. The factor Ahcd is further
dependent on the maximum lateral electric field Elat, the temperature T and also
the channel length L [60] [80] [120]:
Ahcd ∝ 1√
L
exp (α1 · EOX) exp
(
α2
Elat
)
(2.31)
where α1 and α2 are technology dependent parameters.
2.3.3 Bias Temperature Instability (BTI)
BTI induced degradation is usually perceived as a shift in Vth, which is the result of
high a bias voltage applied at the gate of a transistor. The impact of this effect is
increased with a rise in temperature. Under normal conditions, the shift in threshold
voltage can yield up to 30mV, if a bias voltage is applied for more than 5 years (45 nm
technology node [65]). BTI can also be responsible for a degradation in the carrier
mobility µ [100], however, this is negligible compared to the shift in Vth.
There exist two types of BTI degradation: negative BTI (NBTI), which only occurs in
PMOS devices and positive BTI (PBTI), which only occurs in NMOS devices. Both
effects are controversially discussed in regards of the physical explanation and also
the model to describe the degradation on transistor level. A general consensus has
not been agreed on so far, however, several physical mechanisms have been identified
to be responsible for NBTI and PBTI, which seem to be acknowledged and widely
accepted by most authors. NBTI shall be the result of a combination of hole trapping
∆Nht due to process related preexisting defects [6] [61] [92] and generation of interface
states at the channel oxide interface ∆Nit [116] [71] [3] [19]. PBTI is believed to result
from electron trapping in oxide traps in combination with trap generation [100] [64]
[41]. Whereas NBTI is active for simple oxide gate dielectrics, PBTI only seems to
be observed in high-k NMOS devices, where the impact is comparable or even worse
than NBTI [42]. High-k metal gates (HKMG) NMOS and PMOS devices are used for
technology nodes of 45 nm and beyond [82], which is also illustrated in Fig. 2.3 as a
difference in NBTI and PBTI.
In contrast to HCD, BTI has the property to allow a relaxation or recovery of the
shift in threshold voltage, if the applied gate potential is reduced. This phenomena is
immediately revealed after the stress voltage is lowered [64]. Relaxation is unique to
BTI and complicates modeling and extrapolation of BTI degradation. So far, it has not
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been shown whether BTI is fully reversible or a permanent degradation remains [40],
but most authors favor the idea of a permanent component [43].
Long term BTI model
In general BTI degradation is modeled following the approach of a recoverable
and permanent component [78] [41] [79]:
∆Vth ∝
⎡⎢⎢⎣exp(α1VGS)tnP  
permament part
+V α2GS(CR + nR log10(t))  
recoverable part
⎤⎥⎥⎦ · exp
(
−Ea
kT
)
, (2.32)
where α1 and α2 are technology-dependent voltage scaling parameters, CR, nR and
nP are time exponents for the recoverable and permanent component respectively,
Ea is the activation energy, and k is the Boltzmann constant. Note that the
recoverable part in Eq. (2.32) is dependent on the duty cycle of the applied stress
signal, which is modeled within CR and nR. BTI degradation has not shown to be
dependent on frequency for measurements up to 3GHz [97] [91].
2.3.4 Time Dependent Dielectric Breakdown (TDDB)
The insulator at the gate channel interface needs to separate charges accumulated in
the channel and the gate plate. Each dielectric can sustain a certain maximum electric
field. If the dielectric is exposed to higher fields, a dielectric breakdown occurs. This
is referred to as a hard break down. At lower fields a time dependent wearout occurs,
which eventually results in a time dependent dielectric breakdown (TDDB).
TDDB is a statistical process. Before the event of a breakdown a stress-induced leakage
current (SILC) is observed through the gate [122] [18]. As the SILC increases, also the
trap density increases until a critical limit is reach, which exhibits the breakdown. This
behavior can be modeled through a Weibull probability distribution [122] [124]:
F (tbd) = 1− exp
⎡⎣−( tbd
αbd
)βbd⎤⎦ , (2.33)
where F (tbd) is the cumulative density function for time-to-breakdown event, αbd and
βbd are technology-dependent parameters.
2.3.5 Electromigration (EM)
The effect of material migration is caused by various transport processes in solids.
The most common are chemical diffusion due to concentration gradients, temperature
induced material migration, migration caused by mechanical stress, and material migra-
tion due to high electric fields [114]. The last one is often referred to as electromigration
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and is supposed to be the most severe material process for integrated circuits. Electro-
migration usually occurs at grain boundaries of crystalline structures, where the crystal
is inhomogeneously structured. At high currents, conducting electrons interact with
atoms of the metal line structure and transport part of the line material in the direction
of current flow, along the grain boundary [77]. A common measure for the degradation
of a wire is the mean time to failure (MTTF), which in case of electromigration is
modeled by Black’s law [13]:
MTTF = A
Jn
exp
(
Ea
kT
)
, (2.34)
where A is a constant dependent on the cross section area of the conducting wire, J is
the current density, Ea is the activation energy, k is the Boltzmann constant, T is the
temperature, and n a scaling factor. Electromigration is extremely layout dependent.
The relation in Eq. (2.34) gives several advices on how to reduce this degradation
behavior, e.g. by lowering the temperature or allowing large cross sectional areas.
Conducting wires should avoid sharp bends, as the current density is not uniform in
cornered wires. Recent approaches have shown, that the effect of wide wires for avoiding
EM is limited, which leads to innovative approaches in the layout, such as slotted wires
[77] or even octahedron metal tracks [69].
2.4 Aging and Reliability Simulation
All of the above discussed effects influence the behavior of a circuit. The actual impact
on circuit characteristics is computed using compact models, as it will be discussed
in section 2.5. However, these models are most likely not solvable through standard
solvers, such as SPICE, since the aging model equations are quite different from existing
transistor compact models. Therefore, special simulators evolved within the last decades,
which purely serve the need for simulating degradation effects in integrated circuits.
The demand for reliability simulators has already started in the beginning of the 1990’s.
Many authors have proposed simulators, e.g. RELY [101], BERT [59] or HOTRON [9].
All of these simulators mainly covered HCD issues and were not commercially available.
With the shrinking feature sizes of modern technology nodes and new degradation
effects like BTI and TDDB, EDA manufacturers included reliability simulators into their
portfolio. Three major reliability simulators have evolved, which are briefly discussed
in the following sections.
2.4.1 Mentor Graphics ELDO
This simulator is based on the work from [86]. In contrast to most other reliability
simulation schemes, this simulator is build directly into the Mentor SPICE engine called
ELDO. The ELDO simulator provides information about circuit performance shifts due
2.4 Aging and Reliability Simulation 23
to gradual transistor aging effects, specifically BTI and HCD. Sudden effects, such as
TDDB are not supported. ELDO does not use predefined models, therefore the user (or
the foundry) has to implement the according models using the user-defined reliability
model (UDRM) interface.
In order to simulate the degradation of a circuit, at least a transient (.tran) or steady
state (.sst) analysis has to be performed. The final operating time tage is split into a
natural number of smaller time steps ti, which may be distributed in either linear or
logarithmic form. During simulation the voltage at every node is used to compute a
stress vector Si for each transistor. The actual shift of transistor parameters, e.g. ∆Vth,
is computed based on Si and extrapolated for the next simulation time step ti. Both
models, the computation of the stress vector Si and the relation to the actual shift in
transistor parameters, have to be provided within the UDRM interface. The simulation
is repeated until the all time steps ti have been simulated and the final operating time
tage has approached.
2.4.2 Synopsys MOSRA
The MOS reliability analysis (MOSRA) is included in HSPICE and CustomSim [115].
MOSRA is capable of simulating degradation caused by BTI and HCD only, but includes
the possibility to account for a recovery effect in BTI. The simulation flow supports the
use of user-defined models, but also offers predefined models, which can be adjusted
through various reliability parameters. The use of predefined models reduces the effort
for the foundry to support aging models, as only the specific reliability parameters have
to be provided instead of a whole aging model.
A reliability simulation is performed within two phases. In the pre-stress phase, MOSRA
calculates the electrical stress of selected transistors, which is based on the MOSRA
aging models. The total stress for the operating time tage is computed by extrapolation
of the simulation result. The resulting degraded circuit is evaluated in the post-stress
phase.
2.4.3 Cadence RelXpert
The Cadence reliability expert (RelXpert) is included within the Virtuoso IC develop-
ment suite. RelXpert supports Ultrasim and the analog design environment (ADE)
and offers the simulation of BTI and HCD degradation modes by default. Other
degradation modes as well as user-defined models for existing modes can be added
via the user-defined reliability interface (URI). The BTI model does not support any
recovery effect and is therefore comparable to implementation done in ELDO. The
RelXpert simulator is basically a commercial implementation of the Berkley reliability
tools (BERT) [59].
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Throughout this work degradation simulation is performed using the RelXpert reliability
simulator, which therefore is discussed in detail in the following sections. In section
2.4.4 the reliability simulation flow is covered, which is based on the calculation of
a transistor specific AGE parameter. The calculation of this parameter is described
in 2.5.3. RelXpert supports two different methods to model degradation modes for a
specific technology: aged model files and the proprietary AgeMOS model.
Aged Model Files
Transistor model parameters (e.g. BSIM) are extracted for the fresh state and also
at a number of different stress intervals. These fresh and aged model parameters
form a set of aged model files. Each file represents the behavior of a transistor for
a dedicated stress time, which in case of RelXpert, is expressed as certain AGE .
The calculation of this term is described in section 2.5.3. During simulation, the
AGE of each transistor in a circuit is calculated. The final aged model parameters
are computed through regression and interpolation of the aged model files.
AgeMOS
In this analytical approach, each degradation effect is separately modeled. This
model must be supplied by the foundry, as the model generation requires special
tools, which are usually not available to the user. However, the user may also
describe their own model using URI input mode. In case of a default AgeMOS
simulation, the shift in transistor parameter ∆P is described by
∆P = f(Pfresh,AGE , a⃗), (2.35)
where Pfresh is the parameter at its fresh state, AGE is the transistor age as
described in 2.5.3 and a⃗ is a vector containing AgeMOS parameters. The model
itself is not public and only the computation of the circuit lifetime parameter
AGE is publicly available.
2.4.4 RelXpert Simulation Flow
The simulation flow of RelXpert is depicted in Fig. 2.6. In order to compute the
degradation of a circuit, RelXpert needs two input data: the fresh netlist of a circuit
and the degradation models, which in this case is provided through the internal AgeMOS
models. A first preprocessor prepares the fresh netlist, parses the circuit and collects the
information on the used degradation model. The circuit is simulated using a transient
SPICE simulation. In this phase, the voltage and current signal on each node is saved
and passed to post-processor This post-processor calculates the degradation (AGE) for
each individual transistor and outputs a degradation table. This table is used by the
second preprocessor to create an aged netlist. This aged netlist contains an individual
degraded model set for each transistor. The preprocessor-2 additionally runs a final
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Figure 2.6: Simulation flow of RelXpert for circuit degradation evaluation using the
proprietary AgeMOS model [93].
SPICE simulation to simulate the degraded circuit performance after HCD and BTI
stress.
2.5 Compact Modeling of Aging Mechanisms
In physical simulators, such as the Technology Computer-Aided Design (TCAD) from
Synopsys [68] or the COMSOL Multiphysics toolbox [23], atomic simulation models can
be used to identify a transistor’s behavior concerning BTI, HCD or TDDB. Although the
results of these simulations are accurate in terms of physical modeling, the computational
efficiency is very low and also time consuming. Using these accurate models only allows
a simulation time of several nano- or microseconds. The usual simulation time of interest
in regards of reliability covers the whole life span of a device, which is likely to be in
the range of several years. Therefore, in the case of a compact modeling approach,
which is the basis for all SPICE related simulators, different model sets and simulation
schemes have to used. The following described common compact modeling approaches
are used in reliability simulators, specifically in RelXpert. Compact models for NBTI
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and HCD are reviewed and also their implementation in RelXpert through a circuit
lifetime model.
2.5.1 Reaction-Diffusion Model for NBTI
The Reaction-Diffusion (RD) model describes NBTI as a thermally activated reaction of
holes with Si–H bonds at the interface between substrate and gate-dielectric. A silicon
bulk material is prone to unbound bonds at the surface, as it is shown in Fig. 2.7a. These
traps catch free hydrogen and oxygen ions. Hydrogen is intentionally added through
the CMOS production, in order to fill up open bonds. As hydrogen diffuses away from
the interface, dangling bonds are generated at the interface, resulting in interface states
at the substrate to dielectric barrier and also in an accumulation of positively charged
hydrogen within the gate, which is shown in Fig. 2.7c. The mechanism describing the
RD model has first been described in [62]. In its initial version the model was used
to explain NBTI gate oxide field and temperature dependency. The model has been
subsequently updated to include NBTI saturation for long stress times and also the
independence on the input signal frequency [5] [4].
Within the RD model, NBTI is described as a hole-assisted breaking of Si–H (and also
Si–O) bonds at the channel gate interface. This reaction is dependent on the electrical
field and temperature. The rate at which traps at the interface are generated (reaction)
is described by
dNit
dt = kF(N0 −Nit)− kRNH(0)Nit, (2.36)
where Nit is the number of interface traps, which in this case are caused by broken Si–H
bonds, N0 is the number of initially existing Si–H bonds, kF represents the oxide-field
dependent forward dissociation constant, kR is the annealing rate constant and NH(0)
is the concentration of hydrogen at the interface for x = 0. The first term in Eq. (2.36)
shows that the rate of Nit is dependent on the number of broken bonds (at rate kF),
whereas the second terms describes the annealing of broken bonds with already released
hydrogen atoms (at rate kR). Released hydrogen atoms may not only anneal to broken
bonds, but also diffuse into the gate dielectric (diffusion), which is described by
dNH
dt = DH
d2NH
dx2 , (2.37)
where NH is the total hydrogen concentration in the oxide and DH is the diffusion
constant. A closed form solution is obtained using the following assumptions:
1. The initial trap generation rate is small:
dNit
dt ≈ 0. (2.38)
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Figure 2.7: Silicon surface and dangling bonds. (a) Simple silicon structure as bulk
material The surface atoms have unsatisfied bonds, which form traps. (b)
Traps catch other carriers, such as hydrogen (H) or oxygen (O). (c) Silicon
111 structure at the bulk oxide interface. Difference in lattice geometry
leaves spots, which are filled with H during process. Diffusion of H into
oxide is part of BTI.
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2. Initially, the number of generated traps Nit is small compared to the number of
available bonds to brake N0:
Nit ≪ N0 ≈ 5 · 1012 cm−2. (2.39)
Therefore, Eq. (2.36) may be written as
NH(0)Nit ≈ kF
kR
N0. (2.40)
After the initial startup, mainly the diffusion of hydrogen contributes to the trap
generation process. The depth of diffusion (the distance from the channel interface into
the gate, which has been covered by H atoms) is given by
XDF(t) =
√
DH · t. (2.41)
Since the number of diffusing H atoms increases with time, also the diffusion depth
XDF is dependent on time. Additionally, the number of hydrogen atoms within the
diffusion zone encountered between 0 < x < XDF is equal to the number of generated
interface traps Nit, such that
Nit =
∫ √DH·t
0
NH(x, t) dx =
1
2NH(0)
√
DH · t. (2.42)
The solution from Eq. (2.42) is inserted into Eq. (2.36) and finally yields
Nit =
(
kF
kR
N0
2
)1/2
(DH · t)1/4. (2.43)
The expression in Eq. (2.43) yields the number of generated interface traps Nit for a
given stress time t. Every diffused hydrogen causes a shift in threshold voltage, which
in sum is equal to voltage on the oxide capacitance COX induced by the total charge of
the hydrogen:
∆Vth =
qNit
COX
. (2.44)
2.5.2 Lucky Electron Model for HCD
The impact of HCD can be modeled in dependence on the substrate current Isub and
the gate current Ig for hot carrier degradation in NMOS and PMOS devices respectively,
which is both supported by the RelXpert simulator. As HCD is most severe in NMOS
devices, only modeling of the substrate current is further investigated. A correlation of
Isub and HCD exists, as both are driven by the maximum channel electrical field Em
[60]. This field occurs at the drain side of the channel.
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The substrate current is modeled using a well known approximation as shown in [30]
Isub = αi · EmlcID exp
(
− ϕi
qλEm
)
= C1 · ID exp
(
− ϕi
qλEm
)
, (2.45)
where αi is a process related constants, lc is the characteristic length of the saturation
region, λ is the hot-electron mean free path and ϕi is the minimum energy required for
impact ionization. The distance ϕi/qEm has to be covered by en electron within Em, in
order to gain the energy ϕi. Therefore, exp(−ϕi/qλEm) describes the probability of an
electron covering a sufficient distance (without collision) gaining an energy equal or
greater than ϕi. If ID is considered to be the rate of cold electrons within the transistor
channel, then ID · exp(−ϕi/qλEm) describes the rate of hot electrons possessing energies
above ϕi. This concept is known as the lucky electron principle is first introduced by
Shockley [104] to describe bulk phenomena.
HCD can be expressed by calculating the generated interface traps ∆Nit. The expression
for ∆Nit is gained similarly to the lucky electron principle [60]. For a given transient
simulation time t the number of generated interface traps results to
∆Nit = C2
[
ID
W
· exp
(
ϕit
qλEm
)]n
tn, (2.46)
where C2 is a process related constant and ϕit is the critical energy for an electron to
create an interface trap. The exponent n is experimentally determined. In order to
compute ∆Nit degradation with easily measurable characteristics, such as the substrate
current Isub, (2.46) can be rewritten. Expression (2.45) is used to calculated the relation
of Isub to ID
Isub
ID
= C1 · exp
(
− ϕi
qλEm
)
. (2.47)
The relation from (2.47) is inserted into (2.46) with m = ϕit/ϕi and H = Cm1 · Cn−12 ,
which yields
∆Nit(Isub) =
[
IDS
WH
·
(
Isub
IDS
)m]n
tn. (2.48)
2.5.3 Circuit Lifetime Model
The circuit lifetime model used in RelXpert is based on the work by Hu on the BERT
simulator [59]. The idea of the lifetime model is to use a single generic aging parameter
AGE , which represents the aging of a transistor. This generic AGE is extrapolated to
the final operating time tage, which results in an intermediate degradation metric ∆D.
The actual shift in transistor parameters, e.g. ∆Vth, is generated as a function of ∆D
by individual models. Each degradation mode uses an individual model to compute
AGE and ∆D.
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The degradation ∆D is defined as the generation of interface traps, which within
RelXpert is generically modeled as
∆D = fN(Arate · t) = (Arate · t)n = AGEn, (2.49)
where Arate is the aging rate, at which device degradation occurs and AGE = Aratet is
an abstract circuit age, which is used by fN(x) = xn to compute the final degradation
∆D. The value of ∆D has a physical equivalent, which is the number of generated
interface traps Nit
∆D = ∆Nit. (2.50)
Comparing Eq. (2.49) with Eq. (2.48) for HCD and with Eq. (2.43) for NBTI, the
aging rate for both effects results to
HCD: Arate =
IDS
WH
·
(
Isub
IDS
)m
. (2.51)
NBTI: Arate =
4
√(kF
kR
N0
2
)1/2
·DH. (2.52)
Although it is possible to derive aging rates for both effects, the exact expression in
case of NBTI has not been published, therefore the value given in Eq. (2.52) is not
necessarily the one used within RelXpert. The value of Arate is computed during a
SPICE simulation. In case of a DC simulation, this value is computed once and then
used to extrapolate for the wanted stress time t = tage. Varying signals, e.g. vgs,
ultimately cause a variant substrate current isub. Therefore, the aging rate Arate is
also changing over the simulation time and has to be evaluated for each time step in a
transient simulation. The final degradation ∆D for varying stress can then be obtained
using
∆D =
⎡⎢⎣( 1
tsim
)
·
∫
ti
Arate(ti) dt
⎤⎥⎦
n
. (2.53)
RelXpert calculates the actual shift of each transistor parameter based on the degrada-
tion ∆D, e.g. the shift in threshold voltage is given as
∆Vth = fdeg(∆D), (2.54)
where fdeg is a mapping function, which is determined experimentally.
2.6 Summary
This chapter has discussed basic reliability issues for integrated circuits. A mathematical
nomenclature for defining reliability based on a set of circuit samples was introduced.
This nomenclature will be used throughout this work in the upcoming chapters. The
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reliability and failure rate function led to the famous Weibull distribution for analyzing
reliability as a failure rate over time. Different variability and specifically aging mecha-
nisms were described and how these affect transistor parameters. Physical and compact
modeling approaches were shown for NBTI and HCD and also how aging simulators
exploit these models for reliability simulations.

3 Degradation-OrientedAnalog Circuit Design
Designing circuits with a high lifetime requires knowledge about the mechanisms, which
influence the behavior of a circuit, and also needs design countermeasures, in order to
harden the device against these mechanisms. A possible countermeasure is a structural
change in the circuit topology, which involves selecting a specific structure of less
susceptibility to aging. A structural change within a circuit is not allowed to affect the
main characteristics of a design, such as gain or bandwidth of the system, therefore these
parts can only be substituted by functional equivalents. Once the system is hardened,
the gain in reliability needs to be determined. Estimation of reliability figures under the
consideration of aging is not a straight forward flow within current standard EDA tools.
Since the estimation of the time-dependent yield usually requires numerous SPICE
and aging simulation runs, more efficient simulation flows need to be considered. An
innovative modified Monte Carlo analysis can be used for this estimate, which reduces
the number of simulation runs while still providing accurate results.
In this chapter a folded cascode operational amplifier is hardened with respect to its
response to aging. This is achieved on a structural basis, where specific bias circuit and
current mirror configurations are investigated in regards of NBTI and HCD degradation
mechanisms. The hardened amplifier is evaluated using an adapted Monte Carlo
analysis, which determines an estimate for the expected reliability.
3.1 Single Transistor Degradation Behavior
As discussed in chapter 2, aging mechanisms such as NBTI and HCD cause a degradation
in transistor parameters, which is mainly seen as a degradation in the threshold voltage
Vth. NBTI and HCD both share similar physical principles (generation of interface
states), but are also induced through unique effects (hydrogen diffusion for NBTI or
ionization for HCD). Therefore, in order to excite each aging effect, different setups
have to be chosen.
The shift in threshold voltage ∆Vth given in percentage for an PMOS and NMOS type
transistor based on a RelXpert simulation is depicted in Fig. 3.1.
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Figure 3.1: Degradation of threshold voltage in a 3.3V 150 nm technology node for
different stress times from 200 to 800 days in a step size of 200 days [50].
(a) Shift ∆Vth,p in PMOS transistor (W = 12.5 µm, L = 1 µm) due to
NBTI at a constant VDS = 1.65V. (b) Shift ∆Vth,n in NMOS transistor
(W = 5 µm, L = 1 µm) due to HCD at a constant VGS = 1.0V.
The PMOS transistor is tressed through a variant gate-source voltage 2 ≤ VGS ≤ 3.3V
and the drain-source voltage VDS is held constant at 1.65V, which corresponds to
1/2 · Vdd, whereas in case of the NMOS transistor a variant drain-source voltage is swept
from 2 ≤ VDS ≤ 3.3V and the gate-source voltage is kept constant at VGS = 1V. Note
that NBTI manifests itself as a change in the PMOS Vth,p and is dependent on VGS,
whereas HCD is responsible for shift in the NMOS Vth,n and dependent on VDS.
The shift ∆Vth can reach a value of over 6% for the n-type transistor and 10% for the
p-type equivalent. Considering fresh values of Vth,p = −0.622V and Vth,n = 0.561V, this
results in absolute shifts in the range of several mV. There are two main observations,
which can be derived from the simulation results in Fig. 3.1:
1. The shift in threshold voltage ∆Vth is exponentially dependent on the stress voltage
(VDS for NMOS and VGS for PMOS).
2. The stress time worsens the impact of the degradation modes (HCD for NMOS
and NBTI for PMOS).
The design of integrated circuits relies on the exact knowledge of component parameters,
which specifically includes the threshold voltage Vth. Moreover, many other parameters,
such as gm or gds, are dependent or derived from Vth and are therefore influenced as
well. It becomes clear, that such deviations cannot be neglected and may lead to severe
influences on whole circuits.
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In order to comprehend the impact of the discussed degradation modes on complex
circuits, a detailed analysis is carried out on how specific circuit topologies suffer from
aging. The following sections investigate the aging behavior of biasing circuit, mirroring
structures, composed current mirrors and also how the results help to improve the
design of complete operational amplifiers.
3.2 Current Mirrors
Current mirrors structures are widely used throughout various circuit types in analog
circuit design and are responsible for important system performances. A current mirror
is designed to accept an input current Iin and to provide an output current Iout, where
Iout = κ · Iin (3.1)
with κ being a constant ratio of both currents. In its most simplest form a current
mirror consists of two transistors of the same type. The input transistor in configured as
a gate-drain-connected diode (VD ≡ VG) and converts Iin into a bias voltage Vbias = VGS,
which is fed to the output transistor where the output current is generated through
Iout = gm,out · Vbias = gm,out · VGS. (3.2)
In this case, the ratio κ is given by the ratio of the shape factors κ = Sf,in/Sf,out, with
Sf = W/L of the corresponding transistor. This basic functionality of a current mirror
can be split into two sub-circuits: a biasing and a mirroring circuit.
3.3 Bias Circuits
The function of a bias circuit is to convert a given bias current Ibias into a bias voltage
Vbias, which is used by a mirror circuit. Ideally, the associated bias current should also
be generated within the circuit. The generated bias voltage should be independent
of the supply voltage and should also be stable against process variability. There
exist numerous biasing circuit variants in literature, each with specific advantages and
disadvantages [39] [47] [28]. The following analysis investigates two different biasing
circuits: a MOS only reference (MOR) in section 3.3.1 and a beta matching reference
(BMR) in section 3.3.2.
3.3.1 Mos Only Reference (MOR)
A schematic representation of a MOR is shown in Fig. 3.2a. The circuit can generate a
voltage Vbias,n or Vbias,p, which is used to bias an NMOS or PMOS to drive the current
Ibias or any κ-multiple of it. The MOR has to be specifically sized in order to either
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Figure 3.2: Schematic view of different biasing circuits. (a) MOS only reference. (b)
Beta matching reference.
generate Vbias,n or Vbias,p. Assuming the MOR should generate Vbias,n, then the transistor
MP in Fig. 3.2a needs to be sized accordingly, such that the voltage drop of MP fits
Vbias,n. A sizing rule is obtained as follows. Since both transistors are configured as a
drain-connected diode, Kirchoff’s law yields
Vdd = VGS,P + VGS,N. (3.3)
The gate-source voltage VGS can be obtained using an quadratic approach for IDS
IDS =
µ0COX
2
W
L
(VGS − Vth)2 (3.4)
⇒ VGS =
√ 2Ibiasµ0COX
2
W
L
⏐⏐⏐
MP
. (3.5)
By replacing the according VGS in Eq. (3.3) with the expression from Eq. (3.5) it
follows that
Vdd =
√ 2 · Ibiasµ0,PCOX
2
W
L
⏐⏐⏐
MP
+ Vth,p +
√ 2 · Ibiasµ0,NCOX
2
W
L
⏐⏐⏐
MN
+ Vth,n. (3.6)
The expression from Eq. (3.6) is solved for the WL ratio of the generating device, which
is WL
⏐⏐⏐
MN
in case for Vbias,n and WL
⏐⏐⏐
MP
in case for Vbias,p. The bias current Ibias and WL
ratio is first found for one device using Eq. (3.5) and then passed to Eq. (3.6) in order
to solve for the remaining WL ratio. The MOR circuit is sized according to Table A.1 in
the appendix. Typically, the transistor, which operates as a resistor, has a very narrow
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aspect ratio, leading to long channel lengths. These long channel lengths are unlikely to
be supported by the technology node and should be avoided, in order to allow a dense
and compact layout of the circuit. These long transistors are split into a series of unit
transistors, where all gate and all bulk terminals form a common terminal.
3.3.2 Beta Matching Reference (BMR)
Another approach for a biasing circuit is accomplished by using a beta multiplier
reference, as depicted in Fig. 3.2b [10]. This reference circuit features two major
advantages: The bias voltage is widely independent of the supply voltage and the BMR
can also function as constant gm bias source. The benefit of a constant gm bias can be
observed from the following derivation. Kirchhoff’s voltage law is applied to the main
circuit in Fig. 3.2b, such that
VGS,3 = VGS,4 + Ibias ·R. (3.7)
Equation (3.7) only holds if VGS,3 > VGS,4, as otherwise the voltage Ibias ·R would be
negative. Using a quadratic approach for drain current, VGS can be expressed as
VGS =
√2ID
β
+ Vth. (3.8)
Before inserting this expression into Eq. (3.7), we propose that β3 and β4 shall be
matched by an arbitrary constant K
β4 = K · β3, (3.9)
with K > 1. Using the above expressions, the bias current Ibias can be evaluated to
Ibias =
2
R2β3
(
1−K− 12
)2
. (3.10)
An interesting result for gm,3 is obtained for a scale factor of K = 4:
gm,3 =
√
2β3 · Ibias = 1
R
. (3.11)
The result from Eq. (3.11) shows, that the transconductance of M3 is only dependent on
the value of R. In this configuration, process shifts, which affect transistor parameters,
do not alter the transconductance of M3. Since process related shifts do not affect gm,3,
this configuration is also known as a constant-gm bias circuit. However, depending on
how the resistor R is processed (e.g. n-well or poly-silicon), the resistance may not
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be fabricated precisely. In that case, the resistor needs to be tunable, e.g. through a
switchable series resistance.
The specific characteristic of a constant process-independent gm makes the circuit very
useful when designing over process corners. However, this independence is not observed
in combination with NBTI and HCD degradation modes. The constant gm from Eq.
(3.11) relies on the fact, that the threshold voltages of M3 and M4 are identical. Since
M3 and M4 experience different stress (VGS,3 ≠ VGS,4, VDS,3 ̸= VDS,4), the according
threshold voltages Vth,3 and Vth,4 are also likely to degrade differently. This introduces
a mismatch, denoted as
∆Vth = Vth,3 − Vth,4. (3.12)
Considering this mismatch and K = 4, Eq. (3.10) results to
Ibias =
∆Vth
R
±
√
8β3R∆Vth + 1 + 1
4β3R2
, (3.13)
which leads to a transconductance of
gm,3 =
√
4β3R∆Vth +
√
8β3R∆Vth + 1 + 1√
2R
. (3.14)
As it can be observed in Eq. (3.14), in the case of a degradation induced mismatch,
the transconductance is still dependent on process shifts as well as on the mismatch
∆Vth itself. If no degradation occurs (∆Vth = 0V), the expression from Eq. (3.14) leads
to the result from Eq. (3.11). The worsened response due to degradation is further
investigated in section 3.5.1.
3.4 Mirror Circuits
A mirror circuit uses the voltage generated by a bias circuit, e.g. the MOS only reference
or the beta matching reference, and transforms it into a constant current. Ideally the
output current should be independent of the load. The simplest form of a mirror circuit
is constructed using a single NMOS or PMOS transistor, depending on the generated
bias voltage. This simple mirroring is very compact and efficient in layout size, but only
offers a limited output resistance. For single MOS mirror circuits, the output resistance
is highly dependent on the channel length L, which results in rather long transistors
for highly resistive outputs. Therefore, more complex mirroring strategies have been
developed to overcome this issue.
Two main types of mirror circuits are distinguished: sinks and sources. Given a single
rail configuration (single supply voltage), a current sink drives a current from a given
node to ground, whereas a current source drives a current from a given node to Vdd.
The study in section 3.5.1 investigates three different mirror structures, each in either
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Figure 3.3: Schematic view of a cascode mirror structure. (a) Cascode structure as
sink. (b) Cascode structure as source.
sink or source configuration: single transistors, cascode mirrors and wide swing mirrors.
The cascode and wide swing configuration is discussed in the following two sections.
3.4.1 Cascode Mirror Structure
Both, the cascode and the wide swing structures, are designed to deliver a higher output
resistance than the one provided by a single transistor stage. The cascode mirror circuit
is depicted in Fig. 3.3a and Fig. 3.3b in sink and source configuration respectively. The
output current is passed through the transistors M3 and M5. There exists a minimum
for the node voltage Vo, which has to be exceeded in order to operate M3 and M5 in
saturation. Transistor M5 is biased by M4, therefore the drain voltage of M4 is mirrored
to the drain at M5, which results to
VD,5 = VDS,sat,4 + Vth,4 = VDS,sat,5 + Vth,5, (3.15)
where VDS,sat,4 is the saturation voltage of M4. Therefore, in order to keep M3 in
saturation, the output voltage Vo should fulfill
Vo ≥ VDS,sat,5 + Vth,4 + VDS,sat,5. (3.16)
If all dimensions are chosen identically, with VDS,sat,5 = VDS,sat,3 = VDS,sat and Vth,4 =
Vth,n, then the minimum voltage results to
Vo,min = 2 · VDS,sat + Vth. (3.17)
This minimum can be reduced through the use of a wide swing configuration.
40 3 Degradation-Oriented Analog Circuit Design
M1
M2
M3
M5
M4
M6
Ibias
Ibias
VddVdd
Ibias
Vbias,p
Vo
(a)
M1
M2
M3
M5
M4
M6
Ibias
Ibias
Vdd VddVdd
Ibias
Vbias,n
Vo
(b)
Figure 3.4: Schematic view of a wide swing mirror structure. (a) Wide swing structure
as sink. (b) Wide swing structure as source.
3.4.2 Wide Swing Mirror Structure
The schematic view of a wide swing mirror structure is shown in Fig. 3.4 in sink and
source configuration. This structure operates similar to a cascode mirror structure.
Comparing Fig. 3.4a and 3.3a shows, that the cascode output transistors M3 and M5
in Fig. 3.4a are equivalent to M4 and M6 in Fig. 3.3a. The minimum output voltage
for Vo compared to a cascode mirror is reduced by decoupling the gates of M4 and M6,
as shown in sink configuration in Fig. 3.4a. Here, the source of M4 is not bound to VD,5
and therefore M6 is saturated for VD,6 > VDS,sat,6. The same constraint holds for M4
and the minimum output voltage results to
Vo,min = 2 · VDS,sat. (3.18)
Note that this is only true, if M3 generates a suitable bias for M4, which is achieved for
W
L
⏐⏐⏐⏐⏐
4
= W
L
⏐⏐⏐⏐⏐
3
· 4. (3.19)
3.5 Structural Degradation-Oriented Circuit Design
Within an analog integrated circuit, the discussed bias and mirror circuits from the
previous section are used in various ways. In some cases, it is possible to interchange
these circuits, without losing characteristics of the overlaying system, such as an
amplifier. Nonetheless, equivalent current mirrors may provide identical functionality,
but due to a difference in topology degrade differently. Within the following analysis, the
degradation behavior of multiple combinations of bias and mirror circuits is investigated.
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Figure 3.5: Deviation of sink currents (a) and source currents (b) for a stress time of
100 days. SM: Single MOS transistor; CS: Cascode structure; WS: Wide
Swing structure.
The results are projected to the design of a folded cascode amplifier and reveal a gain
in aging behavior for various circuit characteristics.
3.5.1 Degradation in Bias and Mirror Circuits
The degradation behavior of the following bias and mirror circuits is investigated: MOS
only reference, beta matching reference, single transistor mirror (SM), cascode mirror
(CS) and wide swing mirror (WS). The combination of the two bias circuits (MOR,
BMR) and the three mirror circuits (SM, CS, WS) yields a total of 12 configurations,
since each pair is available as current sink and source . The study involves degradation
due to NBTI and HCD for a stress time of tstress = 100 days. The output voltage is set
to Vo = 1V for sinks and Vo = Vdd− 1V = 2.3V for sources. Simulation of degradation
is performed with the RelXpert reliability simulator within a 150 nm technology node
using 3.3V transistors. If not stated differently, all transistors share the dimensions as
given in Table A.1 in the appendix. All circuits are designed to provide a bias current
of Ibias = 12 µA at a supply voltage of Vdd = 3.3V.
A measure of degradation is provided using the deviation of the output current, which
is given in percentage in Fig. 3.5 for a degradation time of tage = 100 days. Depending
on the actual configuration, the maximum deviation reaches a value of almost 15%.
Current sinks, which are biased by an BMR, show a strong deviation. If the same
structures are biased by a MOR, the output current seems to be more stable, especially
in the case of a wide swing mirror. Both, the MOR SM as well as the MOR CS, show
a deviation close to zero. Generally, sinks tend to degrade about twice as much as
their source counterpart. This can be explained by the fact, that the output of sources
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Figure 3.6: Schematic of Folded Cascode OTA.
mostly suffer from NBTI, whereas sinks experience HCD, which is susceptible to high
drain voltages. The data from Fig. 3.1 implies, that the influence of VDS and VGS at
the same value is worse for Vth,n than it is for Vth,p by a factor of two. The applied gate
voltage for current sources are lower than the drain voltages applied for the current
sinks, hence the degradation due to NBTI is less than the one induced by HCD.
The different response to degradation of biasing and mirror circuits can be used to
methodically design reliable amplifier structures. By properly choosing mirror structures,
the degradation of complex circuits can be greatly reduced.
3.5.2 Degradation in a Folded Cascode Amplifier
Figure 3.6 shows the schematic of a folded cascode amplifier, which has to be interpreted
as two separate circuits: an inner and outer circuit. The inner circuit is constructed by
transistors M1 to M12, which is the actual folded cascode amplifier. Devices M11 and
M12 are shown as two sub-units ([M11a, M11b] and [M12a, M12b]), which shall emphasize
that these units conduct twice the current of M9 and M10. This type of amplifier needs
several bias voltages, in order keep all transistors in saturations. Namely, the group of
[M5, M6], [M12a, M12b, M3, M4] and [M11a, M11b, M1, M2] share each a common bias
voltage Vbias,1, Vbias,2 and Vbias,3 respectively. These voltages are generated by the outer
circuit given by MA to MF. The bias network is activated through Vbias,n connected to
MG and MH. This voltage can be generated by reference circuits, such as a MOS only
of beta matching reference, as discussed in the previous sections.
Observing Fig. 3.6 shows, that transistors MA, MC, MD, MG and MH in combination
with the cascode transistors M11-M12, M1-M3, M2-M4 and MB-ME are constructed as
a wide swing current mirror (note that in comparison to Fig. 3.4b, transistor MD is
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Table 3.1: Fresh System Characteristics.
Specification Unit CS CS SI SI
BMR MOR BMR MOR
Phase Margin ° 88.6 88.7 88.6 88.6
Slew Rate Rise V/µs 1.68 1.72 1.68 1.72
Slew Rate Fall V/µs 2.32 2.38 2.46 2.53
DC Gain dB 65.4 65.5 65.3 65.4
GBW MHz 3.77 3.84 3.88 3.94
PSRR dB 83.9 70.3 84.3 73.1
CMRR dB 85.5 79.3 89.2 81.2
Vdd V 3.3 3.3 3.3 3.3
Bias Current µA 13.5 13.5 13.5 13.5
introduced to allow an enhanced bias voltage matching). This wide swing current mirror
drives the differential input pair consisting of M9 and M10. This configuration can be
modified by removing M12a and M12b, in which case the PMOS differential input pair
(M9, M10) is driven by a single MOS current source instead of a wide swing current
source.
The following analysis consists of 4 different configurations, where the bias voltage
Vbias,n will be generated by a BMR and a MOR, the differential input pair is sourced by
a single PMOS device and a wide swing structure. In each configuration, the whole
structure is simulated in its fresh state and also for different stress times ranging from
200 days to 1000 days in a step size of 200 days. Fresh circuit characteristics are given
in Tab. 3.1. The data from Tab. 3.1 shows almost no deviation in the specification
values comparing the different configuration schemes. The chosen configurations may
therefore be seen as identical within reasonable range.
The percentage deviation in different characteristics of the degraded folded cascode is
given in Fig. 3.7 for a degradation time of tage = 1000 days. Each individual graph from
Fig. 3.7a to Fig. 3.7f shows the degradation results for four configurations of bias and
mirror circuit. Details of the results are presented in Tab. A.2 in the appendix.
Observing the results show that the shift due to degradation is highly dependent on the
used current mirror and bias circuit. In particular, comparing the results for the DC
Gain, the lowest deviation of 6.36% is seen for the MOR SM configuration, whereas the
highest value of 16.81% is reported for BMR WS configuration. In order to allow an
easy interpretation of the results, the lowest achieved deviation for each characteristic
is highlighted in a gray tone. As it can clearly be observed, except for the PSRR
characteristic, the single transistor current mirror biased by a MOS only reference leads
to the lowest deviations from all configurations. By choosing this particular incarnation
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Figure 3.7: Degraded Circuit Characteristics of the folded cascode amplifier. MOR:
MOS only reference; BMR: beta matching reference; SM: Single MOS
transistor; WS: Wide Swing structure. (a) PM. (b) SRfall. (c) DC-Gain.
(d) Gain bandwidth. (e) PSRR. (f) CMRR.
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of the folded cascode amplifier, a degradation-aware design is found, which can be used
for safety-critical medical applications, as shown in the upcoming section 3.7.
3.6 Generation of Reliability Figures
Variability in CMOS technology nodes leads to a statistical shift in process parameters.
In order to account for this stochastic distribution of technology parameters, each value
is noted as a mean value and a standard deviation, e.g. for the threshold voltage Vth
the expression is given as
Vth → µVth ± σVth, (3.20)
where Vth = µVth is referred to as the nominal value of the threshold voltage. In terms
of variability, the nominal value represents the nominal process corner. Degradation
modes, such as NBTI and HCD, cause a shift in transistor parameters, e.g. ∆Vth over
time. The examination of these effects in chapter 2 did not account for the statistical
behavior of the impacted parameters, but only refers to shifts of individual components
in the nominal corner. The question remains, if these individual deviations only affect
the mean value or also the standard deviation of a given parameter. There exist several
studies in literature, which investigate the aging of parameter distribution due to NBTI
and HCD [113] [44] [81]. Both groups in [113] and [44] show, that not only the mean
but also the spread of a distribution is affected by degradation modes. However, both
of these studies investigate rather small technology nodes, which are unsuitable for
safety-critical applications, such as neural measurement systems. The author in [81]
however shows, that this observation is not true for all technology nodes, especially
for the 130 nm process discussed in the cited study. It can be assumed, that the
degradation of the standard deviation of process parameters becomes more independent
of degradation as the featured channel length increases.
3.6.1 Stochastic Circuit Simulation
The analysis, which maps the stochastic distribution of each parameter into a circuit
simulation environment is known as the Monte-Carlo (MC) analysis. MC analysis
generates a set of samples, each consisting of individual parameter sets derived from
the statistical parameter distribution. In order to gain information on degraded circuit
characteristics under the influence of variability, each derived sample has to be simulated
against NBTI and HCD models. This additional degradation simulation increases the
simulation time of each individual sample by at least a factor of 2, as it has been
shown in [49], which results in an unreasonable simulation time. Preferably, the overall
simulation time should be reduced without a decrease in accuracy of the results. This
can be achieved in different ways, e.g. by the use of behavioral models [49] and also by
minimizing the effort in aging simulations. Since [81] has shown, that a degradation
46 3 Degradation-Oriented Analog Circuit Design
of the standard deviation can be neglected for nodes above 130 nm, the default MC
algorithm can be rearranged to significantly reduce the number of aging simulations.
3.6.2 Variability-Aware Gradual Aging
RelXpert is used as the aging simulator, which outputs a degraded netlist description
as the result of a degradation simulation. The term ’degraded netlist’ is sometimes
misleading, as the netlist itself does not degrade, the parameters within each component
however do. Within this degraded netlist, RelXpert includes an aged model for each
individually degraded transistor. Therefore, names of instances and models change
compared to the original fresh netlist. This rearrangement within the netlist is not only
done for single time points, but also for so called gradual aging simulation, where the
degradation is subsequently simulated for given time points
tage = {t0, t1, . . . , tn}. (3.21)
With this method RelXpert allows to gain access to parameter shifts over discrete time
steps. Note that the degraded netlists generated by RelXpert are not compatible to
statistical simulations and therefore only allow the degradation of within the nominal
corner. In order to add the use of statistical simulation schemes, specifically the MC
analysis, a reconfiguration of the resulting netlists has to be performed. The reconfigured
aged netlists can be used in an innovative MC analysis, which efficiently calculates
stochastic distributions of circuit characteristics under the influence of aging. Both
aspects are described in the following.
Configuring Netlists
The reconfiguration of aged netlists is achieved using the aged netlist parser (ANP).
The ANP consists of a Perl script, which is able to perform all necessary steps. A
functional diagram of the ANP is given in Fig. 3.8. In a first step, the aged netlist
provided by RelXpert is parsed and separated into three files containing the following:
1. Aged instances
2. Aged models
3. Symbol map
The Cadence design environment offers the tool SpiceIn, which is able to import a plain
text netlist and convert it into a schematic view. This tool is used to import the netlist
containing only the aged instances, which is provided by ANP. Once the instances are
imported and converted into a schematic view, each instance has to be mapped to
its specific aged transistor model. The symbol map associates each instance with its
according model. This information is also provided by ANP. As stated before, models
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Figure 3.8: Functional diagram of the aged-netlist parser (ANP).
created by RelXpert only support nominal simulation. The degradation simulation
rewrites the fresh model, such that needed MC parameters are not reported to the
aged model. Given a small parameter set consisting of the threshold voltage vth0, the
junction capacitance cj0 and the lateral nonuniform doping along channel nlx0, the
description of the fresh netlist is expressed as
vth0 = vth0const + δvth0std + vth0mc +vth0mis
cj0 = cjconst + δcjstd
nlx0 = nlxconst + δnlxstd + nlxmc
where for each line Xstd is controlled by corner analysis, Xmc is the variability parameter
andXmis is the mismatch parameter. The resulting degraded netlist loses the information
about process variability, such that the description changes to
vth0 = vth0aged
cj0 = cjaged
nlx0 = nlxaged
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Figure 3.9: Algorithmic strategies for gradual aging under the influence of variability.
(a) Direct aging. (b) Variability-aware gradual aging.
ANP detects the change of description for every involved parameter and recreates the
according variability information, which is needed by the MC analysis. This method
provides the basis for statistical simulation schemes on degraded circuits.
Aged Monte Carlo Analysis
In an aged Monte Carlo analysis simulation of degradation modes and process vari-
ability is performed within the same simulation run. This enables the investigation
on distributed performance characteristics at a fresh and also at an aged state. The
generation of an aged set of samples may be achieved using different approaches. In
Fig. 3.9 two flows are proposed. With the basic MC analysis flow, a batch of samples is
generated following statistical descriptions of associated process parameters. Each sam-
ple individually experiences the impact of degradation modes, which can be simulated
through RelXpert. A flow diagram describing this direct aging approach is depicted
in Fig. 3.9b. A graphical representation of this flow is given in 3.10 (top). Direct
aging fulfills the requirement of providing subsequently aged distribution of performance
values, but also requires a high number of RelXpert runs.
Since in this study no degradation of statistical spread for process parameters is assumed,
the flow from Fig. 3.9b can be improved. Instead of simulating the degradation for
all MC samples, only the sample from the nominal corner (nominal sample) is fed to
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Figure 3.10: Graphical representation of the direct and gradual variability-aware aging
simulation scheme.
RelXpert. ANP uses the netlist of this degraded nominal sample and adds support for
statistical MC simulation. Therefore, in order to derive distributions of performance
characteristics, only the nominal circuit undergoes degradation, whereas the distribution
at the given stress time is provided by a simple MC analysis. A graphical representation
of both strategies is shown in Fig. 3.10. A red arrow represents the simulation of
degradation whereas a blue arrow is a SPICE equivalent simulation. If the number of
time steps is given by n and the number of generated samples is m, then the count of
RelXpert runs R# is reduced from R# = m · n for the direct aging to R# = n for the
variability-aware gradual aging.
3.7 Reliability Analysis for a Neural Measurement
System
Especially in safety-critical applications, such as automotive, avionic or medical, an
insight of the expected reliability is mandatory for the development of such systems.
Medical systems often require lifetimes in the range of decades or more, which needs to
observable in the simulation environment. The variability-aware gradual aging scheme
discussed in the previous section is able to provide such reliability figures, even for
large and complex circuits. In the following, the generation of reliability figures is
demonstrated for a neural measurement system.
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Figure 3.11: Analog sensor interface for a neural measurement system. (a) Multi-
channel interface with multiplexer and analog to digital conversion. (b)
High-pass filter with low noise amplifier in closed loop configuration.
3.7.1 Neural Measurement System
Neural measurement systems (NMS) are able to record neural activities inside the
cortex. In general, neural signals can be distinguished into two different types: local
field potentials (LFP) and neural action potentials (AP) [130] [83]. An AP signal is
generated from a single neuron. The amplitude of the signal is in the range of 50 µV to
500 µV and consists of frequencies from 200Hz to approximately 10 kHz. The actual
measurement of AP is quite challenging, as in order to record an AP, the neuron has to
be in direct contact with the electrode. This measurement techniques requires special
electrodes, such as the Utah array [84]. These electrode arrays are inserted into the
brain tissue, which leads to scarred tissues and reduced contact of the electrodes.
LFP measurement does not require direct contact to the activated neurons and is
therefore preferred, considering the challenges involved with AP measurement. Local
field potentials are the result of superimposed neural activities defined by multiple
neurons and can therefore be mapped to a larger spatial area inside the cortex. There
exist fully implantable measurement systems capable of recording LFP signals [111],
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which use a flex-rigid electrode array, which lies on top of the cortex instead of being
inserted into the tissue. Amplitudes of LFPs are larger than the ones of APs and can
reach up to 5mV. Due to the fact, that LFPs are a superposition of multiple APs, the
resulting bandwidth is much lower and ranges from 1Hz and 300Hz.
Exact information regarding the amplitude and bandwidth of APs and LFPs vary in
literature [56], [16], [73], but the demands on the measurement system seem to be very
specific and distinct. A typical sensor interface for an NMS is shown in Fig. 3.11a. An
NMS is mostly built as a multi-channel interface. Each channel records a single neural
signal, which is to be digitized by the ADC. Each recording channel consists of an
analog bandpass filter, which passes the desired frequencies of the LFPs or APs. Both
types of signals suffer from a varying DC component below 1Hz, therefore incoming
signals are capacitively coupled and high-pass-filtered with a very low corner frequency.
The high-pass is usually built using a low noise amplifier (LNA), e.g. as discussed
in section 3.5.2, in a closed loop configuration as shown in Fig. 3.11b. The transfer
function results to
Hhp =
sRCin
1 + sRCf
=
⎧⎪⎨⎪⎩
Cin
Cf
for s≫ 1
sRCin for s≪ 1.
(3.22)
As seen in Eq. (3.22), the pole of the function is given by RCf , which needs to be set
to below 1Hz in order to remove unwanted DC components. In order to achieve such
large RC time constants, pseudoresistors are widely used [45], which reach impedances
of up to 2TΩ.
A precise recording of neural activities is essential for neural measurement systems,
as these systems operate in a safety-critical environment. There exists no definite
information on how accurate neural signals have to be recorded by an NMS, as researchers
still work on different interpretation themes of the signals. If the data is transferred
wireless outside the cortex, the available channel can limit the maximum data rate.
Innovative signal processing algorithms, such as compressive sensing, are used to
compress neural data without compromising accuracy [99] [98]. Nevertheless, in research
applications the highest degree of available accuracy should be provided.
The NMS outputs a digitized bit stream, which is generated by the internal ADC. A
way of describing the quality of the digitized signal is given by the effective number of
bits (ENOB), which shall be used in the following as a main criteria. Different authors
have shown that an ENOB of 8 to 10Bit is sufficient for most neural applications. This
ENOB value can be used to derive specific specifications for each sub-block of the NMS.
The NMS shall be supplied by a voltage source of Vdd = 3.3V, which also acts as the
reference voltage for the ADC. Considering that APs have a maximum amplitude of
VAP,max = 500 µV, the amplification in the passband of the filter should be equal to
Afilter =
Vdd
VAP,max
= 3.3V500 µV = 6600
V/V = 76.4 dB. (3.23)
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Table 3.2: Deviation of amplification ∆ALNA dependent on resolution.
Resolution n VLSB Vin,max ∆ALNA ∆ALNA|%
8Bit 12.89mV 500 µV 0.258 0.390
9Bit 6.45mV 500 µV 0.129 0.195
10Bit 3.22mV 500 µV 0.065 0.097
The filter stage consists of two amplifiers: the LNA and a second stage operational
amplifier. Both contribute to the overall amplification and are chosen to amplify at
ALNA = 66V/V = 36.4 dB for the LNA and at AOP = 100V/V = 40dB for the second
stage amplifier. The bandwidth of the filter is set to satisfy the spectral range for APs
of 200Hz− 10 kHz. The proposed method will be performed on the LNA described in
section 3.5.2. All other components are considered to be free of degradation.
In order to keep the ENOB of the digitized signal within a specific specification limit,
the above described parameters should not degrade and cross a certain limit. The
influence of different system parameters on the ENOB varies and will be shown for the
DC-Gain of the LNA. Considering an n-Bit resolution for the ADC and a reference
voltage of Vref = 3.3V, the voltage equivalent to the least significant bit (LSB) of the
output signal is given by
VLSB =
Vref
2n =
3.3V
2n . (3.24)
If the signal is disturbed by an amount, which exceeds VLSB prior to digitization, then
the output word loses information and consequently decreases the vale of ENOB. This
disturbance or influence on the signal may be the result of a degradation in amplification
ALNA. The shift in amplification ∆ALNA due to degradation, which causes a change in
the output voltage of LNA by VLSB is calculated by
∆ALNA =
VLSB
VAP,max · AOP =
3.3V/2n
500 µV · 40 dB = 66
V/V · 2−n. (3.25)
The results in Tab. 3.2 show the evaluated expression from Eq. (3.25) for different
resolutions of nBit, which will serve as a basis for the following reliability analysis.
Inevitably, other performance characteristics, such as the phase margin PM, the slew rate
SR and the gain bandwidth GBW also suffer from degradation and experience deviation.
On the basis of the above described analysis for ∆ALNA, equivalent expressions can
be found for the remaining circuit performances, but are not considered for further
analysis.
The initial design of the LNA shall provide a DC-Gain of slightly above ALNA = 66V/V.
Due to process variation, ALNA shifts from sample to sample. As the specification limit
is set to ALNA,spec = 66, the spread in process parameters would cause a decrease in the
fresh yield. The other LNA parameters shall exceed a phase margin of PM ≥ 75 °, a
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slew rate of SR ≥ 100 kV/sec, a gain bandwidth of GBW ≥ 1MHz and a power supply
rejection ratio of PSRR ≥ 65 dB .
3.7.2 Reliability Figures for Neural LNA
Using the proposed gradual aging flow, reliability figures for the neural measurement
system are computed. As stated before, any component but the LNA will be considered
free of degradation, therefore the reliability figures of the LNA is equivalent to the ones
for the whole system. The investigated LNA is depicted in Fig. 3.6, but without the
cascode transistor M12.
Within the NMS, the LNA is used as a high-pass filter. The testbench for LNA is
equivalent for the configuration shown in Fig. 3.11b. The high-pass filter is degraded for
a total stress time of 10 yrs in a step size of 2 yrs. According to the gradual aging flow,
within each degradation step, distributed performance characteristics are computed.
Not only the mean values, but also the standard deviations deviate over time, as observed
in Tab. A.5 in the appendix. The DC-Gain shall be further analyzed using the derived
specifications from Eq. (3.25). The sample distribution and cumulative distribution
function of the DC-Gain are shown on Fig. 3.12 (a) and (b) respectively. Both figures
are generated using m = 3500 samples. Vertical lines indicate specifications, which shall
not be trespassed by a sample. According to Eq. (2.11), yield over time (reliability) is
the relation of good samples to all samples, which is indicated through the specification
lines in Fig. 3.12a. Each sample on the right of these lines is considered good, whereas
each sample on left is considered faulty. The percentage of good samples is easily
determined using Fig. 3.12b. The results for each specification limit are compiled in
Fig. 3.12c. The initial yield value is slightly below 100%, which is due to a trade-off
between an over-designed circuit and matching the specific DC-Gain. In extreme cases,
the reliability of the system is degraded to a value 9.2% for a specification limit of
10Bit. Note that the limits are chosen to demonstrate the generation of reliability
figures and are most likely to be relaxed for in-field scenarios.
3.8 Summary
This chapter introduced a structural aging analysis for analog circuits. Different
topologies of a current mirror are examined and investigated with respect to their
response to NBTI and HCD. The analysis has been performed to bias and mirror
circuits separately.Results are projected to a folded cascode amplifier. Through different
configurations of the bias network of the amplifier, a difference in degradation is observed,
which is foreseen by the degradation analysis of the current mirrors. In the second
part of this chapter an approach for generating reliability figures is shown. Through
an efficient reordering of Monte Carlo, SPICE and RelXpert simulations, the total
simulation time has been greatly reduced.
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Figure 3.12: Stochastic degradation of the DC-Gain for the folded cascode amplifier.
(a) Distribution of samples. (b) Cumulative distribution function. (c)
Reliability function R(t) for the DC-Gain of the folded cascode amplifier.
4 Operating PointDependent-Degradation
The operating point of transistor is an important criteria in analog integrated circuit
design and holds all essential small signal parameters of a device, which are evaluated
for given constant terminal voltages. Especially circuits like amplifiers and comparators
can almost be completely described using small signal models and do not rely on large
signal models, as used in SPICE simulators. This circumstance enables a fast and
straight-forward hand calculation of many design aspects, by the use of simple model
equations valid in the small signal regime. Hand calculations of circuits have long
been performed, but recent technology nodes provide innovative transistors with ever
decreasing channel lengths, which are not compatible to outdated hand models, e.g. to
the standard quadratic models. Therefore, a more sophisticated approach is presented
in this section: the gm/ID sizing methodology.
This methodology does not only yield accurate results for fresh circuits, but can be
extended to also provide predictions of degraded circuit characteristics. A method
called operating point-dependent degradation is introduced in this chapter, which will
combine the accuracy of the gm/ID sizing methodology for fresh states and projects it
for an approximative degradation analysis. This chapter will first introduce different
model approaches for MOS transistors and then explain the operating point-dependent
degradation in depth followed by two circuit examples.
4.1 MOS Models
There exists a large number of model approaches for MOS transistors, which differ
in complexity and physical accuracy. One of the most famous one is the analytical
Shockley MOS model, which is still widely used in analog circuit design. Although being
a very efficient hand analysis tool, it lacks of accuracy in short channel applications
[95]. More precise models have been developed to close this gap, such as the SPICE
LEVEL3 model [90] or the Berkeley short-channel IGFET model (BSIM). There also
exist table based approaches [102] [94], which may even be applied to modern finFET
technologies [110]. Within this work four basic categories of MOS models are defined:
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physical, empirical, semi-physical and tabular models. This list extends and refines
available categories, as found in [112] [8].
Physical models
These models are based on the specific device physics within the MOS component.
All parameters use physical properties, such as the oxide thickness, substrate
doping concentration and mobility of carriers. In the beginning of integrated circuit
design, these models were used extensively. The most prominent representation
might be Shockley’s quadratic MOS model [103] and its refinement [25]. As the
complexity of modern MOS devices increases, the physical modeling becomes
extremely difficult and suffers from high computational effort, if used in circuit
simulators. Today, simple models are mostly used for hand analysis, whereas the
atomic scale models serve as a basis for empirical models.
Empirical models
Models of this type entirely rely on curve fitting and are not based on any physical
parameter or constant. The exact curve is modeled from physical FEM simulations
or taken from actual measurements. An empirical model uses any function or
parameter, in order to most adequately fit the original curve. Model parameters
have no physical meaning and are often tuples of parameters describing different
orders of approximation.
Semi-physical models
The advantage of physical models lies in the use of actual, measurable parameters.
Semi empirical models mainly use physical descriptions for the behavior of a MOS
transistor, but add empirical methods, such as curve-fitting, in order to gain
computational efficiency. These models are most used in circuit simulators, such
as the BSIM model.
Tabular models
The fourth type of models is based on look-up tables. These multi-dimensional
tables are built from measurements and contain the state of a MOS transistor in
dependence on the terminal voltages or drain current. The accuracy within the
specified data is extremely high and the computational runtime during simulation is
very low. However, extrapolation of parameters outside the table data is unreliable
and leads to false approximations. A table based approach is e.g. are supported
by RelXpert for aging simulations.
4.2 Description of Operating Points
The operating point of a MOS transistor describes the steady state of all small signal
parameters for fixed terminal voltages VG, VD, VS and also VB. Within an operating
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point, the drain current ID and also the width W and length L of the channel are
fixed. The relation of process and transistor parameters causing a specific drain current
ID is given by MOS models, which have generally been categorized in section 4.1.
As for the physical and semi-physical models, there exist two major descriptions to
reference the operating point of a transistor. The first group (e.g. Shockley and BSIM)
uses the overdrive voltage Vov = VGS − Vth, which is also known as the effective gate-
source voltage, whereas the other group (e.g. the EKV model) combines the so called
charge-based models.
The EKV model is able to continuously describe the drain current of a transistor
from weak to strong inversion and also fully models the moderate inversion regime.
The quadratic Shockley equations do not provide such a continuous model, which is
its major drawback. Although both models derive their equations from a different
perspective (charge based vs. overdrive voltage), the property of continuity during
moderate inversion is not bound to either of these groups. The BSIM model version 3.3
uses fitting functions to properly model in between weak and strong inversion, but the
resulting equations are not suitable for hand calculation.
In order to compare the traditional Shockley and the EKV models in regards of their
accuracy for hand calculations, an intrinsic gain stage (IGS) is investigated and sized
using both methods. An IGS consists of a transistors, a drain-connected constant
current source ID and a load capacitance CL. This capacitance shall be large enough, to
convert the IGS into a true first order system with only one pole. Given a fixed drain
current ID and a shape factor Sf = W/L, the IGS is designed to fulfill a specific GBWP
ωT =
gm
CL
. (4.1)
Therefore, the transconductance gm has to be connected to ID and W/L in order to find
a solution. This connection is performed by MOS models. Using a simple quadratic
approach, such as the Shockley model, the drain current in saturation is given by
ID = β
(VGS − Vth)2
2n . (4.2)
With
gm =
∂ID
∂VGS
=
√
2βID
n
(4.3)
it is possible to connect the transconductance gm, the channel dimensions W and L
and the drain current ID to
W
L
= ng
2
m
2µCOX
· 1
ID
. (4.4)
The expression in Eq. (4.4) shows, that for a given gm and ID multiple solutions for
W and L are possible. However, for very small values of ID, or even ID = 0 (when the
transistor approaches weak inversion), this expression does not accurately model the
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Figure 4.1: Different solutions for the shape factor Sf = W/L for a constant gm.
Solutions based on weak and strong inversion model and also solution
based on EKV model valid on all inversion regimes [63].
behavior of the MOS transistor. Therefore the standard quadratic approach is replaced
by a different model in weak inversion. The drain current is given as
ID = 2nCOXv2T ·
W
L
exp
(
VGS − Vth
n · vT
)
(4.5)
and the relation with gm is given by
ID,min = nvTgm, (4.6)
where ID,min is the minimal current to sustain a certain gain bandwidth product ωT
in weak inversion. This result is fairly different from Eq. (4.4). The transconductance
alone is responsible for a fixed ωugf and does not depend on the WL -ratio.
Sizing in moderate inversion requires an advanced model, which differs from the threshold
voltage based models used before. The EKV charge-based model is able to continuously
describe the drain current through all states of inversion. An expression valid from
weak to strong inversion for a fixed ωugf is given by [63]
W
L
= ng
2
m
2µCOX
· 1
ID − ID,min . (4.7)
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Figure 4.2: Operating point tuple for MOS transistors. (a) Classic approach. (b) gm/ID
approach.
The solutions of the aspect ratio for a fixed GBWP (which corresponds to a fixed gm)
in weak and strong inversion compared to the solution valid in all regimes is shown in
Fig. 4.1 for an example process as stated in [63]. It can be observed, that the weak
and strong inversion approximations of the aspect ratio for an overdrive voltage of
−0.1 < Vov < 0.4 never fits the actual solution from Eq. (4.7). During design, this
misfit leads to hand calculation results, which are far off the SPICE solution. In order
to improve hand design in moderate inversion, a sizing method is needed, which is valid
in all operating regions.
4.3 gm/ID Sizing Method
The EKV model approach (named after their inventors Enz-Krummenacher-Vittoz)
provides unmatched accuracy in all operating regimes and only relies on rather simple
relations and equations. Based on this continuous model, a modern sizing methodology
exists, which is suitable to close the gap of needs for modern analog circuit design.
The gm/ID sizing method uses a different description of the operating point, than
used in the design with quadratic model approaches. Instead of using a tuple of
Tquadratic = {W,L, ID} in Fig. 4.2a, this method uses a tuple of Tgm/ID = {IC, L, ID} as
shown in Fig. 4.2b.
There are two main metrics within the gm/ID sizing scheme: the transconductance
efficiency gm/ID and also the inversion coefficient IC, which is part of the new gm/ID
operating point tuple. Both figures are discussed on the following two sections.
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4.3.1 Transconductance Efficiency
The transconductance efficiency gm/ID combines two important metrics for analog circuit
design: the drain current ID and also the transconductance gm. This metric proves to
be highly relevant for the following reasons [105]:
1. The gm/ID value is strongly related to characteristic performances of analog circuits.
2. It is related to the operating region of a transistor.
3. It is suitable for calculating transistor dimensions in a tool-assisted manner.
The transconductance efficiency (or transconductance generation efficiency) is a measure
on how much drain current ID needs to be spent, in order to obtain a certain transcon-
ductance gm. The definition of this relation is based on the logarithmic derivative of
the sheet current I□ = ID/Sf with respect to VGS, which turns out to be equivalent to
the logarithmic derivative of the drain current ID with respect to VGS
gm
ID
= 1
ID
∂ID
∂VGS
= Sf
ID
∂ (ID/Sf)
∂VGS
= 1
I□
∂I□
∂VGS
= ∂(ln I□)
∂VGS
. (4.8)
The definition in Eq. (4.8) also shows, that the value of gm/ID is independent of the
shape factor Sf , which makes this relation universally applicable to transistors of all
sizes.
4.3.2 Inversion Coefficient
The inversion coefficient IC is a fundamental metric within the gm/ID sizing methodology
and is a numerical representation of the MOS inversion level. The term inversion
coefficient has been introduced 1994 in [118] and is based on EKV MOS model, which
surprisingly has been published later in 1996 [32], although first designs using this
model have already been discussed in [118]. The idea of the coefficient consists of a
normalization of the drain current ID to a specific current Ispec and also to the shape
factor Sf = W/L.
The specific current Ispec is defined as the drain current of a unit MOS device (Sf = 1)
in moderate inversion (ID[mi]). An approximation of ID[mi] can be derived from
expressions for the transconductance in weak and strong inversion. The drain current
ID[wi] and ID[si] in weak and strong inversion shall be given according to [12]. With
gm = ∂ID/∂VGS it follows in weak inversion
ID[wi] = 2nCOXv2T ·
W
L
e
(
VGS−Vth
n·vT
)
, gm[wi] =
ID
n · vT (4.9)
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and in strong inversion
ID[si] =
1
2
µCOX
n
W
L
(VGS − Vth)2 (4.10)
gm[si] =
√2ID
(
µCOX
n
)
W
L
=
(
µCOX
n
)
W
L
Vov =
2ID
Vov
, (4.11)
where n is the substrate factor, vT is the thermal voltage and Vov is the overdrive voltage.
The current, which causes gm in weak and strong inversion to be identical corresponds
to ID in moderate inversion and is given by
gm[wi](ID = ID[mi]) = gm[si](ID = ID[mi]) (4.12)
ID[mi]
n · vT =
√2ID[mi]
(
µCOX
n
)
W
L
(4.13)
⇒ ID[mi] = 2nµCOXv2T ·
(
W
L
)
(4.14)
= Ispec ·
(
W
L
)
. (4.15)
The results from Eq. (4.15) corresponds to the drain current for a device operating
in the center of moderate inversion where the predicted weak- and strong-inversion
transconductances are equal. The expression in Eq. (4.15) is split up further into
an Sf-independent part Ispec and the shape factor Sf itself. Ispec is called the specific
current, which only depends on process specific parameters.
The drain current in moderate inversion from Eq. (4.15) can be used to normalize the
drain current over all inversion regimes and leads to the definition of the traditional
inversion coefficient
IC′ = ID
2nµCOXv2T
(
W
L
) . (4.16)
The traditional inversion coefficient, as denoted in Eq. (4.16), is based on a varying
specific current, since the substrate factor n as well as the mobility µ are dependent
on the actual state of inversion. This definition is equivalent to normalized forward
drain current if , which is used within the EKV model [33]. Noteworthy, the use of
a normalized drain current has been used for a while in literature, but each of them
differs. There exist different approaches on normalization, which allow slightly different
interpretations of the gm/ID sizing method. In [24] the normalizing drain current is given
as
Ispec,[24] =
1
2nµCOXv
2
T, (4.17)
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which is less by a factor of four compared to Eq. (4.16). In [105] the author completely
waived the specific current and used the so called sheet current or current per square
I□ =
ID
W
L
= ID
Sf
. (4.18)
This normalization does not include process parameters n,µ and COX, which is still
suitable for sizing, but does not allow a comparison over different processes.
The substrate factor n and the channel mobility µ are dependent on the overdrive
voltage Vov and therefore the specific technology current Ispec is not constant over
different inversion regions. This change in Ispec is handled well in computer circuit
simulation environments, such as SPICE, but complicates the hand calculation of
inversion coefficients and also the associated expressions for transistor and circuit
performance characteristics. In order to permit simple hand calculations during the
design phase, the definition of a fixed-normalized inversion coefficient has been proven
to be sufficient [12] [15] [11] [22]. Within the fixed-normalized IC the substrate factor
is held at n = n0, which corresponds to its average value in moderate inversion, and
the mobility is set to its low-field value of µ = µ0. This allows the normalization by a
constant current I0, which is independent of the inversion level. The final definition of
IC results to
IC = ID
2n0µ0COXv2T
(
W
L
) = ID
I0 · WL
. (4.19)
Note that the introduced I0 is fixed in value and therefore different from Ispec, which is
only used for the traditional IC. Furthermore, this fixed-normalized inversion coefficient
is highly related to the transconductance efficiency. Using the reasoning from Eq. (4.8)
it can be seen, that
gm
ID
= ∂ ln IC
∂VGS
, (4.20)
which nicely describes how these metrics interact.
4.3.3 Levels of Inversion and IC
The most important levels of inversion are weak inversion (WI) for IC < 0.1, moderate
inversion (MI) for 0.1 < IC < 10 and strong inversion (SI) for IC > 10. However, these
regions may be split into further regimes to allow a more specific design language [12].
Deep weak inversion (IC < 0.01)
Operation in this area is not desired. The value of gm/ID is at its maximum, but
only differs little compared to the weak or weak-moderate inversion. These low
values of IC demand very large ratios of W/L, as seen in Eq. (4.19). Operation is
only suitable for ultra-low drain currents.
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Figure 4.3: Testbench for generation of gm/ID parameters.
High side of weak inversion (IC = 0.1)
The boundary to moderate inversion. This region offers almost a maximum gm/ID
value, low VDS,sat and bandwidth and high gain.
Weak-inversion side of moderate inversion (0.1 < IC < 1)
Operation here still provides high values of gm/ID , low Vov and VDS,sat, high gain,
and an improved bandwidth compared to the high side of moderate inversion.
Center of moderate inversion (IC = 1)
Operation in the center of moderate inversion provides the best compromise of a
high gm/ID, low Vov and VDS,sat, medium gain, and modest bandwidth.
Strong-inversion side of moderate inversion (1 < IC < 10)
This regime provides modest gm/ID, increasing Vov and VDS,sat, modest gain, and
good bandwidth.
Onset of strong inversion (IC = 10)
Operation in this inversion level is coherent with a low gm/ID, high Vov and VDS,sat,
low gain, and an improved bandwidth compared to the previous regimes.
Low side of strong inversion (10 < IC < 100)
Operation here provides low and declining gm/ID, high and increasing Vov and
VDS,sat, low and declining gain, and excellent bandwidth. Due to high values of
Vov and VDS,sat, this regime is not suitable for low-voltage operation.
Heavy or deep strong inversion (IC > 100)
This regime offers by far the smallest shape factors. Processing of these devises
becomes difficult, as the minimum width given by the process forces large channel
lengths, which in turn decrease the frequency behavior. Also, high values of Vov
and VDS,sat are not suitable for low-voltage operation.
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Figure 4.4: Simulated (a) gm/ID and (b) gds/ID curve for a 3.3V NMOS (W = 10 µm)
and PMOS (W = 30 µm) transistor. Values for L = are set by TL =
{0.35 µm, 10 µm}.
4.3.4 Simulation Setup
In Fig. 4.3 the testbench for obtaining gm/ID, IC and related parameters is shown. The
inversion coefficient is independent of VDS (aside from short channel effects) as long as
the transistor is kept in saturation with VDS ≥ VDS,sat. Note that even in weak inversion
for negative overdrive voltage, which is VGS < Vth, the minimum VDS,sat is limited to
[33]
VDS,sat[wi] ≥ 3vT to 5vT, (4.21)
showing that an operation in saturation is also possible in the sub-threshold regime. In
this configuration, any value of VGS for a specific L yields a different operating point.
The use of a biased bulk is usually not considered within the gm/ID sizing scheme. It is
also possible to use gate-drain-connected MOS diodes (VG ≡ VD) to generate the gm/ID
data. However, a decoupling of VDS from VGS is necessary to introduce aging effects,
as it will be discussed in section 4.4. The output of the testbench in Fig. 4.3 are all
operating point parameters from the PMOS MP and NMOS MN for combinations of
Tgm/ID. In order to separate results from the testbench with ordinary parameters, output
parameters are marked with (·)∗.
4.3.5 Sizing Rules within the gm/ID Scheme
The inversion coefficient IC and the transconductance efficiency gm/ID have shown to be
ID and W/L independent metrics, which are suitable to describe all sizes of a specific
transistor (e.g. NMOS or PMOS). Using the simulation results from the testbench in
section 4.3.4, both metrics can be used in a single plot, as shown in Fig. 4.4a for an
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NMOS and PMOS. Each device is depicted as a short and long channel device. The
different regions of inversions are plotted as reference.
Each point on the this line represents a single operating point, which is defined by
Tgm/ID. The difference per device type is negligible for the weak and moderate inversion,
however in strong inversion the PMOS preserves a larger gm/ID for a long channel, but
the opposite is true for the short channel device. The influence of the channel length is
clearly observed, as a short channel degrades the achievable transconductance efficiency
greatly. This plot can be used to determine a specific gm from a given drain current ID
or vice versa, using
gm =
(
gm
ID
)∗
· ID. (4.22)
Note that (gm/ID)∗ is known from simulation and almost independent of L. Therefore,
Eq. (4.22) holds for any device size.
A similar approach is used for the output conductance gds, specifically gds/ID, as shown
in Fig. 4.4b for the same devices as before. Obviously, the independence of L is not
provided anymore, resulting in a strong sensitivity with respect to the channel length.
Also, the difference per device type is more clear than for gm/ID. A specific gds derived
from a given ID (or vice versa) is determined by
gds =
(
gds
ID
)∗
· ID for a specific L0. (4.23)
As noted in Eq. (4.23), this expression is only valid for the channel length L0, which
was used to generate (gds/ID)∗. Interpolating between two values of L is possible to
reduce the simulation overhead, but this technique introduces some inaccuracy. Once
gm, gds and L (and ultimately ID) have been chosen, Tgm/ID is satisfied. Therefore, the
device width is then obtained using
W = (W )∗ ID(ID)∗
= ID · (L)
∗
I0IC
, (4.24)
which is derived from the definition of the normalized inversion coefficient in Eq. (4.19).
4.4 Operating Point and Degradation
Degradation modes such as NBTI and HCD alter parameters of transistors, which
ultimately leads to a shift in the operating point and therefore changes the output
characteristics of whole circuits. This change in the operating point is dependent on the
degradation time tage. So far, the operating point within the gm/ID sizing methodology
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is described by the three dimensional tuple Tgm/ID composed of IC, IDS and L. In order
to account for the age-dependent shift, this tuple needs to be expanded to
Tage = {IC, IDS, L, tage}. (4.25)
This change in Tgm/ID needs to be adapted by the testbench describe in Fig. 4.3. The
input parameters are expanded by two additional entries VDS and tage. VDS is introduced
to account for hot carrier degradation, as this effect is highly dependent on the lateral
field between the pinch-off and drain terminal in the channel. As the pinch-off changes
in dependence on VDS, this voltage is held variable to observe the effect of different
drain source voltages. For each set of VGS, VDS and L the transistor is aged with an
aging time of tage. Degradation is simulated using the RelXpert simulator. Each output
parameter is captured in its fresh and aged state.
The resulting data reveals information on operating point-dependent degradation. Each
degradation of a transistor parameter may vary with a change in VGS, VDS or L. In
general, all transistor parameters may be investigated, but the most influencing in
analog design are the drain current ID, the threshold voltage Vth, the transconductance
efficiency gm/ID, and the output conductance efficiency gds/ID, which are discussed in the
next sections.
Observation of the results reveals basic characteristics of degraded parameters, which
remain unchanged and independent of the exciting varying input parameter. Therefore,
it is assumed that specifically L and VDS only effect the magnitude of the shift due to
degradation, but do not alter the general shape. The shift of each observed output
parameter will be denoted as ∆P and is defined as
∆P = P |aged − P |fresh
P |fresh · 100. (4.26)
The degraded parameter set is obtained for a stress time of tage = 10 yrs, so ∆P is the
difference in parameter value for the fresh and aged value. In the following a chosen
set of transistor parameters shall be discussed in regards of their degradation behavior,
specifically ID, Vth, gm/ID and gds/ID.
4.4.1 Drain Current ID
The shift in drain current ∆ID due to NBTI and HCD in dependence on the inversion
coefficient is depicted in Fig. 4.5. Both types, PMOS and NMOS share a general
shape, which is independent on the sweeping parameter (L or VDS). The NMOS has a
maximum shift in moderate inversion at values around 0 < IC < 5. The shift increases
for a decrease in L and an increase in VDS, as shown in Fig. 4.5a and 4.5b. NMOS
types are susceptible to HCD, which corresponds to the proportional growth of ∆ID
with a variation in VDS. The PMOS type behaves differently. This is mostly due to the
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Figure 4.5: Shift in drain current ∆ID for 150nm NMOS and PMOS devices over dif-
ferent lengths L and drain voltages VDS. L =↗ =ˆ{0.35, 0.7, 1, 2, 5, 10} µm,
VDS =↗ =ˆ{1.35, 1.45, 1.55, 1.65}V.
different aging mechanism (NBTI). The shift ∆ID is almost constant for IC < 1 and
then decreases in strong inversion until a plateau is reached. This can be explained
by the fact, that in strong inversion the pinch-off point reaches far in the active area
within the channel, which decreases the area where NBTI can occur. Therefore, higher
degrees of inversion provide an improved aging behavior over lower inversion regimes.
The influence of L and VDS is inverse to the observations of a constant VDS, as higher
channel lengths and lower drain-source voltages worsen the effect of NBTI.
4.4.2 Threshold Voltage Vth
As described in chapter 2, each sift in the transistor parameter is based on a shift in
the threshold voltage ∆Vth, which is depicted in Fig. 4.6 for different variations in L
and VDS. The shift in Vth,n for an NMOS device shows a distinct behavior, which is
similar to ∆ID as observed in Fig. 4.5a and 4.5c. The most degradation is seen on
the strong-inversion side of moderate inversion for approximately (1 < IC < 8), which
decreases for smaller as well as larger values of IC. Depending on the used channel
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Figure 4.6: Shift in threshold voltage ∆Vth for 150nm NMOS and PMOS de-
vices over different lengths L and drain voltages VDS. L =↗
=ˆ{0.35, 0.7, 1, 2, 5, 10} µm, VDS =↗ =ˆ{1.35, 1.45, 1.55, 1.65}V.
length, the percentage deviation ranges from about 0.1% to just above 0.6% (Fig. 4.5a).
This range is also given for a variation in VDS in Fig. 4.5c.
The PMOS device only suffers from NBTI instead of HCD, which results in different
observations. Both variations (L in Fig. 4.6b and VDS in Fig. 4.6b result in similar
deviation of the threshold voltage, which ranges from 1% up to almost 9%. This shift
is worse by a factor of 10 compared to the influence on the NMOS device. Also, the
degradation increases exponentially in dependence on IC, which is ultimately given by
the fact, that high values of IC rely on large overdrive voltages and thus high values of
VG. A variation in L and VDS has a rather low effect on ∆Vth.
4.4.3 Transconductance Efficiency gm/ID
The NMOS device in Fig. 4.7a and 4.7c shows expected behavior, which has already
been discussed for ∆ID and ∆Vth in section 4.4.1 and 4.4.2 respectively. However,
the PMOS device degradation is unique for the transconductance efficiency. For both
variations in L and VDS in Fig. 4.7b and 4.7d the deviation in ∆gm/ID is rather constant
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Figure 4.7: Shift in drain current ∆gm/ID for 150nm NMOS and PMOS devices over dif-
ferent lengths L and drain voltages VDS. L =↗ =ˆ{0.35, 0.7, 1, 2, 5, 10} µm,
VDS =↗ =ˆ{1.35, 1.45, 1.55, 1.65}V.
and below 3% until the weak-inversion-side of moderate inversion. From the center of
moderate inversion at IC ≈ 1 until the onset of strong inversion the deviation steadily
increases and is limited to about 8.5%. For higher values of IC the degradation slightly
decreases by about 2% until IC ≈ 100 and from there rises with an increase in IC. This
behavior is due to the individual degradation of gm and ID. A variation in L seems to
have a larger effect on the amplitude of deviation than a variation in VDS.
4.4.4 Output Conductance Efficiency gds/ID
The output conductance efficiency is an important metric within the gm/ID sizing
methodology and is therefore investigated in regards to its response to degradation.
Again, the NMOS device in Fig. 4.8a and 4.8c shows a behavior, which has been
observed through the other metrics as well. Observing the response to a variation in
the channel length L in Fig. 4.8b shows a large change in ∆gds/ID. Despite the small
channel device for L = 0.35 µm, the general shape of the curve is similar, showing an
increase in degradation within the moderate inversion and a continuous fall going into
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Figure 4.8: Shift in drain current ∆gds/ID for 150nm NMOS and PMOS devices over dif-
ferent lengths L and drain voltages VDS. L =↗ =ˆ{0.35, 0.7, 1, 2, 5, 10} µm,
VDS =↗ =ˆ{1.35, 1.45, 1.55, 1.65}V.
deep strong inversion. Interestingly, the sign of degradation changes dependent on IC
for certain channel lengths. The described shape is also seen for a variation in VDS in
Fig. 4.8d, but in this case ∆gds/ID is almost independent of a change in VDS.
4.5 Aged Performance Characteristics of a Common
Source Amplifier
The results based on the current operating point in section 4.4 revealed interesting
correlations between the inversion coefficient, channel length and drain potential with
respect to device degradation of specific transistor parameters. These degraded parame-
ter values can be used to approximate aged performance characteristics. As this analysis
only covers the degradation of single transistors, interaction of multiple devices, such as
seen in a circuit, is not simulated. Therefore, operating point-dependent degradation
cannot provide the same results for circuits, as e.g. fully featured reliability simulators.
However, as the following sections show, the approximated degradation results are still
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suitable to be used within analog design and are a valid method for optimizing circuit
characteristics. A second example, investigating a more complex circuit, is given in
section 4.7.
In the following the operating point-dependent degradation is used optimize circuit
characteristics towards higher resilience against aging. The method is performed for a
common source amplifier design, consisting of an NMOS input transistor and a PMOS
used as current source. The output node is open without any capacitive or resistive
load connected to it. The circuit characteristic of interest is the DC-Gain Acs with a
target of 40 dB, which is composed of the gm of the input transistor divided by the sum
of output transconductances,
Acs = 20 log
[
gm,n
gds,n + gds,p
]
!= 40 dB, (4.27)
where the indices n and p denote parameters belonging to the NMOS and PMOS
respectively. Within the gm/ID sizing method, Eq. (4.27) is rewritten to
Acs = 20 log
⎡⎢⎣
(
gm,n
ID
)∗ · ID(
gds,n
ID
)∗ · ID + (gds,pID )∗ · ID
⎤⎥⎦ = 20 log
⎡⎢⎣
(
gm,n
ID
)∗
(
gds,n
ID
)∗ + (gds,pID )∗
⎤⎥⎦ . (4.28)
As seen in Eq. (4.28), the amplification is only dependent on the normalized gm and
gds values, which are previously known from simulation results. Note that in order to
obtain final dimensions of the transistors, the drain current of Mn and Mp has to be set
to a specific value. The channel width can then be calculated through Eq. (4.24).
Two designs shall be compared regarding the expected aging and the use of the degraded
gm/ID and gds/ID tables. Both designs D1 and D1 should yield the identical gain of 40 dB.
The dimension of each transistor is restricted in order to add some design constraints.
Since the dimensions are constrained, the bias current Ibias as well as the inversion
coefficients ICn and ICp need to be varied.
In an initial design D1, as shown in Tab. 4.1, the desired gain is achieved with a
degradation of ∆Acs = −0.31 dB for a stress time of tage = 10 yrs. The shift ∆Acs shall
now be reduced. Simulation data show, that the shift in the output transconductances
gds,n/ID and gds,p/ID have the most influence on ∆Acs (compared to gm,n/ID). Also, the shift
in gds,p/ID seems to be dominant over the shift in gds,n/ID. In order to optimize Acs towards
less susceptibility of aging, ICp is adjusted to minimize the effect of gds,p/ID. In design
D2 from Tab. 4.1 ICp is changed from 366 to 281. ICn and Ibias are also adjusted to
maintain the dimensions of the transistors and keep the gain at 40 dB. As a results, the
degradation of the gain has been reduced to ∆Acs = −0.06, which is less by factor of
more than five compared to design D1.
Both designs share the same fresh gain Acs by design. A change in Ibias, ICn and ICp has
reduced the influence of degradation modes while maintaining the desired specification
of Acs = 40dB. However, a change of Ibias ultimately alters other characteristics,
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Table 4.1: Initial design D1 and aging-aware design D2.
ICn ICp Ibias Vbias Sf(Mn) Sf(Mp) Acs ∆Acs|10 yrs
– – ( µA) (V) µm/µm µm/µm dB dB
D1 50 366 103 0.96 10/1 30/10 39.72 −0.31
D2 40 281 81 0.91 10/1 30/10 40.45 −0.06
such as the slew rate. A method which is capable of incorporating multiple output
characteristics is presented in chapter 5.
4.6 Tool-Assisted Design within the gm/ID Scheme
Since the gm/ID sizing methodology is based on previously generated simulation data,
many authors use electronic design automation to simplify and automate designs of
integrated circuits. There exist specifically designed tools, which exploit the fundamental
gm/ID sizing approach [31] [12]. One approach is shown in Fig. 4.9, which is called the
analog designer from C. Enz. This tool shows and sets basic transistor parameters,
which in this case are based on the EKV model, but these are also valid for the gm/ID
sizing methodology. Within the analog designer six different groups of parameters can
be adjusted, where within each group parameters are proportionally linked to each
other. For example, the first group holds the normalized forward current if (equivalent
to the inversion coefficient), the overdrive voltage Vov = VGS− Vth and pinch-off voltage
in reference to source Vp − VS. If one of these parameters is set through the slider, all
others within this group are automatically set as well. The graphical user interface
shown in Fig. 4.9 is able to set the operating point of a single transistor, in this specific
example the interface is shown for an n-channel type. Although the analog designer is
able to intuitively design a single transistor, the interaction of multiple transistors and
their impact on circuit characteristics is not covered.
This work proposes a new an innovative approach for the combination of EDA and the
gm/ID sizing method: the GMID-Tool [55]. The main purpose is to provide a design
environment, which enables direct access to simulation results generated within the
gm/ID scheme in its fresh and also in aged states. The GMID-Tool includes handling of
simulation results, setting of operating points, retrieving final dimensions of transistors
and also constructing performance characteristics, which depend on multiple transistors.
The GMID-Tool consists of two individual parts, one responsible for the design of a
single device (device designer) and one for characteristics of a whole circuit (circuit
designer). Within the device designer each single transistor can individually be adjusted
in its operating point. Construction of output performance values for whole circuits,
such as gain or bandwidth, is performed in the circuit designer. Additionally, this
tool is able to include information on operating point-dependent degradation, which is
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Figure 4.9: Tool called analog designer for setting operating points of transistors as
shown in [31].
directly available to the designer. By this inclusion, the traditional gm/ID sizing method
is expanded to an aging-aware design flow, where the impact of degradation on single
transistors as well as system performance values can be approximated during the design
phase.
4.6.1 The GMID-Tool
The GMID-Tool is specifically designed to account for multiple transistors, each con-
tributing to various circuit characteristics. The inside of the GMID-Tool consists
of three blocks, which each contain different information classes. There are Circuit,
MOS and Process blocks. The Circuit block is the main object and contains a list
of circuits elements. Each element is differentiated in transistor and non-transistor
elements. These non-transistor elements may also contain different elements (transistor
and non-transistor objects). This allows a cascaded structure of nested circuits, as it is
also possible e.g. in SPICE netlists. The MOS block holds the operating point data of
a transistor element, which is the tuple Tage and also the type of the transistor (NMOS,
PMOS). Process-dependent information, such as the values for mobility µ, substrate
factor n etc. are stored within the Process block. The operating point tuple Tage from
the MOS block can interact with this information to calculate individual transistor
parameters (gm, gm/ID, W ) using the sizing rules from section 4.3.5.
Simulation data is obtained for every iteration from the testbench in Fig. 4.3. The
resulting operating point parameters d need to be saved in a structure, which allows
a convenient access to all relevant data points. Also, this structure should allow an
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Figure 4.10: Interpolation of simulation results using predefined interpolation methods.
(a) Location of d-values in the grid. (b) Interpolation of simulated data.
interpolation of the simulation data, if additional data is required by the designer. The
GMID-Tool uses a multidimensional matrix for this purpose: the d-grid. This grid
stores d data in dependence on Tage. The testbench for generating gm/ID metrics in
Fig. 4.3 two types of parameters are listed: input and output parameters. Both types
need to be processed in order to generate the full d-grid. A graphical interpretation of
the grid is shown in Fig 4.10, where Fig. 4.10a shows the grid without interpolation
and Fig. 4.10b depicts an interpolation index of 1. Both share an outer dimension of
three (L, IC, ID), which represent the members of the operating point tuple Tage. The
fourth dimension tage is not shown. Red marked entries represent data generated from
Fig. 4.3, whereas blue fields are interpolated values. Markers inside the cube are only
shown as colored dots to improve visual appearance of the plot. The generation of the
parameter set may be very time consuming, depending on the step size and number of
iterations defined for the initial simulation run. The sweep of VGS should be performed
logarithmically, as this helps to concentrate the density of data points in VGS where
needed.
There are parameters, such as the inversion coefficient IC, which are not natively
available through simulation results. In order to calculate these values, additional
information needs to be provided. As stated before, this information is held within
the Process block. The generation of such second order output parameters is handled
through a configuration file. An example of a configuration file for the Process block is
shown in Fig. 4.11. The configuration file uses two sections, where in the first process-
dependent constants are defined and in the second one mathematical descriptions of
operating point data is found. The EQUATIONS section holds data from the simulation
itself (prefixed with sim_) and constants, which have been defined in the upper section.
For example, in order to calculate the value of IC, three parts need to be known: the
previously simulated drain current sim_ids, the specific current I_0 and also the device
dimensions. All of these parameters are known from the CONST section. It is also
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[CONST]
cox = 4.54e-3
Ut = 0.026
nW = 10e-6
nu0 = 370e-4
pW = 30e-6
pu0 = 126e-4
[EQUATIONS]
%Ids = 1e-6
IC = abs( sim_ids ) ./ ( I0 .* ( W ./ L ) )
I0 = 2 * n * u0 * cox * Ut * Ut
gm = abs(sim_gmoverid .* %Ids)
gds = abs((sim_gds./sim_ids) .* %Ids)
vov = abs( sim_vgs ) - abs( sim_vth )
Figure 4.11: Example of a configuration file for GMID-Tool [55].
possible to source results from other equations, such as for I_0. The calculation of gm
relies on the simulated value of gm/ID (sim_gmoverid) and also a chosen drain %Ids.
This current is neither given through the simulation nor defined through a constant. It
needs to be set by the designer and therefore, any equation holding this current, needs
to be evaluated at runtime. In order to separate the simulated from the runtime drain
current the percentage sign % is introduced.
4.6.2 Aging-Aware Design Flow
The aging-aware flow, which is adapted by the GMID-Tool, is depicted in Fig. 4.13.
The flow graph compares the traditional and the aging-aware approach for generating
degraded performance value of system characteristics. Within the traditional flow,
which is based on the reliability simulator RelXpert, the circuit is given as a SPICE
netlist. In order to determine fresh circuit performances, an ordinary SPICE solver is
used to evaluate the netlist. The degraded representation of these values is gained from
a reliability simulation in RelXpert, as discussed in chapter 2.4.4. A designer has to
decide, whether the degraded performance values are within certain specification bounds.
If the specifications are not met, the designer needs to change the fresh circuit until
the desired aged performance characteristic is obtained. This flow is rather inefficient,
as multiple simulation tools need to be incorporated, which is tedious and unhandy,
and also the simulation time rises significantly, as degradation simulations in RelXpert
prove to be very time consuming.
The proposed aging-aware flow does not build upon a netlist description. Within
this flow, the output descriptions need to be described by analytical equations. The
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Figure 4.12: Transistor sizing within the GMID-Tool, showing operating point param-
eters on the left and a visualization of the gm/ID curve on the right.
evaluation of these equations is performed by using either the fresh or degraded gm/ID
parameters, which directly yields fresh or degraded circuit characteristics. Note that
the evaluation at an aged state is performed without any RelXpert simulation at design
time. As explained before, the aged operating point data needs only to be derived once
within a technology process node. The traditional as well as the aging-aware flow both
provide access to fresh and aged performance values, but the latter one reaches by far a
superior computational efficiency and can speed up the design process incomparably.
4.7 Aging-Aware Design of a Miller Amplifier
Section 4.5 already demonstrated the usage of the operating point-dependent degradation
information in order to optimize the gain of a simple common source amplifier. In this
section we use the same information for a Miller operational amplifier design within a
350 nm technology node and the use of the GMID-Tool. The schematic of the amplifier
is shown in Fig. 4.14, the according dimensions are given in Tab. A.6 in the appendix.
The Miller operational amplifier consists of a differential input stage and a an output
stage, which is implemented as a common source amplifier. The input stage is given by
M1 to M5 and the output stage is constructed by M6 and M7. Transistor M8 is used for
biasing only. Both stages contribute to the overall gain, which is denoted as
AMiller = AI · AII, (4.29)
where AI and AII denote the DC-Gain of the input and output stage respectively. The
gain for each stage is calculated using the individual transconductances of the composing
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Figure 4.13: Aging-Aware design flow using the GMID-Tool. Performance values are
available for fresh and aged circuit state [55].
transistors. In order to reduce the number of influencing parameters, M5 is excluded in
the description of the first stage gain AI. The overall unsigned gain results to
|AMiller| =
(
gm, 1
gds, 1 + gds, 3
)
  
|AI|
·
(
gm, 7
gds, 7 + gds, 6
)
  
|AII|
. (4.30)
Each individual parameter is replaced by its normalized equivalent within the gm/ID
sizing methodology. Both stages may be biased by different currents, which will be
denoted as II and III for the input and output stage respectively. The expression from
Eq. (4.30) is reorganized to
|AMiller| =
⎛⎜⎜⎝
(
gm,1
IDS,1
)∗
· II(
gds,1
ID,1
)∗
· II +
(
gds,3
ID,3
)∗ · II
⎞⎟⎟⎠ ·
⎛⎜⎝
(
gm,7
ID,7
)∗ · III(
gds,7
ID,7
)∗ · III + (gds,6ID,6 )∗ · III
⎞⎟⎠ (4.31)
|Adiff | =
⎛⎜⎝
(
gm,1
ID,1
)∗
(
gds,1
ID,1
)∗ + (gds,3ID,3 )∗
⎞⎟⎠ ·
⎛⎜⎝
(
gm,7
ID,7
)∗
(
gds,7
ID,7
)∗ + (gds,6ID,6 )∗
⎞⎟⎠ . (4.32)
78 4 Operating Point Dependent-Degradation
M5
M1 M2
M3 M4
M6
M7
M8
Ibias
Rc = 204 Cc = 9p
Vin− Vin+
Vout
Vdd Vdd Vdd
Figure 4.14: Two-stage differential Miller amplifier with compensation network.
Interestingly, the overall gain can be designed independently from the individual drain
currents, which corresponds to the results obtained from the discussion in section 4.5.
Note that each parameter marked by (·)∗ is dependent on IC, ID, L and tage and has
been simulated before.
The design should achieve the following target specifications: a total DC-Gain |AMiller|
exceeding 100 dB, where |AI| is set to about 60 dB and |AII| to approximately 40 dB.
The currents II and III may be set arbitrarily, if Eq. (4.32) is the only specification to
follow. In order to have constraints of these currents, other specifications, such as the
slew rate, need to be taken into account. In this study the current in the first stage
is set to II = IDS,1/2 = IDS,3/4 = 11 µA. The current mirror consisting of M8 and M5
is designed to supply a sufficient current of IDS,5 = 22 µA. In order to ensure a high
output impedance, the channel length of M8 and M5 is chosen to L5/8 = 10.05 µm.
The input pair consisting of M1 and M2 defines the gm of the first stage. High values
of gm/ID provide a high power efficiency, which is achieved for inversion coefficients
within the moderate inversion. The current source load constructed by M3 and M4
should provide a high output impedance, which is achieved with low valued of gds.
Therefore, M3 and M4 are set in strong inversion and use rather long channel lengths of
L3/4 = 14.05 µm. A similar approach is chosen to design the second stage common source
amplifier consisting of M6 and M7. Here, the current is set to III = Ids,6/7 = 260 µA,
which guarantees a good driving strength for capacitive and resistive output loads. The
resulting device dimensions and bias currents are listed in Tab. A.6.
The GMID-Tool holds all information on the operating point-dependent degradation
for each device, allowing native access to both fresh and aged transistor parameters.
The simulation base for the degradation includes BTI and HCD for a simulated aging
time of tage = 10 yrs. A comparison of GMID-Tool-approximated and SPICE-evaluated
parameters of the Miller amplifier is given in Fig. 4.15 (a detailed list containing all
degradation results is given in the appendix in Tab. A.4). Results for the gm/ID of the
input transistors M1 and M2 is shown in Fig. 4.15a. Aside from the absolute values
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Figure 4.15: Comparison of results for the degradation of the Miller amplifier obtained
through the GMID-Tool and SPICE with RelXpert. (a) gm/ID of M1/2.
(b) gds/ID of M3/4. (c) gds/ID of M6. (d) Total DC-Gain AMiller.
approximated by the GMID-Tool and the ones evaluated with SPICE and RelXpert,
also the difference in the fresh and aged state is depicted, which allows to compare the
tendency of degradation as well. It can be observed, that the estimated gm/ID values from
the GMID-Tool are well confirmed by the SPICE analysis. The same is observed for the
output conductance efficiency gds/ID of M3 and M4 in Fig. 4.15b, which the GMID-Tool
almost perfectly predicts in regards of absolute value and tendency. Transistor M6
represents the part of the output stage and contributes to AII by its gds/ID, which is
depicted in Fig. 4.15c. The estimate of the difference in gds/ID due to degradation
(−0.56V−1) is within reasonable range of the SPICE evaluated value (−0.46V−1).
So far, only single transistor parameters have been compared. The total DC-Gain AMiller
consists of multiple transistor parameter and is therefore more exposed to changes in
aging behavior of single transistors interacting with each other. The results of the
degradation analysis for AMiller are depicted 4.15d. In the fresh state the GMID-Tool
over-estimated the DC-Gain by 2.2 dB. This difference is little, considering that only
small signal parameters obtained from an operating point analysis of a single transistor
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were used to calculate that value, whereas the SPICE solution relies on a full schematic
representation of the circuit. Omitting this offset, the predicted difference in degradation
is very close to the RelXpert solution.
The data obtained from the GMID-Tool shows a very good agreement with the SPICE
and RelXpert solution, proving that
1. the gm/ID sizing method serves well for designing circuits in a fresh state.
2. the GMID-Tool and its inherent method of operating point-dependent degradation
is suitable to provide well estimated values at a degraded state for single transistors,
as well as composed characteristics of complex circuits.
4.8 Summary
In this chapter the operating point-dependent degradation is introduced and its ap-
plication on transistors and circuits has been analyzed. Different MOS model types
have been discussed and the differences in each type is investigated. From there the
gm/ID sizing method is presented and the most important parameters, specifically the
transconductance efficiency gm/ID and the inversion coefficient IC, are explained. Based
on the operating point a degradation analysis using the RelXpert is performed. The
impact on different transistor parameters is investigated, which included the drain
current ID, the threshold voltage Vth and the normalized conductances gm/ID and gds/ID.
A innovative EDA program, the GMID-Tool, is used to demonstrate the usage of an
automated design approach for a common source and also a Miller amplifier. The
analysis of the results show a well estimated degradation for single transistor parameters
as well as for whole circuit characteristics. An advanced approach based on these results
is presented in the following chapter.
5 Aging-Aware Sensitivity forAnalog Circuit Design
In the previous two chapters methods and techniques have been presented, in order
to determine the impact of degradation on analog integrated circuits. Already, these
methods combine an accurate prediction of the aged behavior, an intuitive design flow
and also efficient simulation schemes. In this chapter, the discussed work is extended to
be used as an optimization tool.
Circuit optimization is widely used for integrated circuits. There exist several approaches
on how to provide the optimum parameter set for a given design. The author in [38] uses
an iterative optimization design flow approach, where degraded circuit performances
values are optimized by modification of transistor dimensions based on an objective
function. This function uses the so called worst case distance (WCD) as an indicator
for how well the design is centered considering process variability. Instead of evaluating
the WCD at a fresh state, a RelXpert simulation is performed to provide an aged
representation of the design, which is used for WCD analysis. The WCD is minimized
for the aged state by adjusting the transistor dimensions in the fresh circuit. This
technique can be considered as an aged yield optimization and provides a functional
methods for a reliability optimization. However, within this concept it is rather difficult
to retrace the decisions on why dimensions of transistor have changed, leaving the
designer out of control of the design. Another approach on optimization is proposed in
[36] and [76]. Here, the authors suggest the use of knob and monitor structures, which
tune the circuit in case of detected deviations. These concepts always involve additional
circuitry and most likely increase the digital as well as the analog overhead.
The above discussed examples cover the impact of degradation on analog circuits, but
lack of intuitive insight and identification of critical transistors. In this chapter an
innovative method called aging-aware sensitivity (AAS) is proposed. As it will be shown,
it is capable of optimizing circuits towards higher resilience against aging, while only
relying on the concept of operating point-dependent degradation.
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5.1 Sensitivity in Circuit Design
The term sensitivity is mathematically not strictly defined and is referred to as a
measure, which indicates the influence of a change in one parameter on another. The
use of a sensitivity analysis in circuit design has first been extensively reported in [119]
and [88], where basic computation methods and concepts are described. There exist
different methods on how to describe a sensitivity: the perturbation method [26], the
adjoint-based sensitivity [35] and a direct approach [119]. The first two rely on the
description of a topology τ . Through perturbation the parameters of the components of
the topology deviate, which yields into to two different incarnations of the same topology.
Both networks are then used to determine a sensitivity matrix. The sensitivity used in
this work does not rely on a specific circuit topology, therefore the direct approach is
used in the following.
Let P be a parameter which is influenced by a change in a variable h. The most
elementary definition for the sensitivity is the derivative of the impacted parameter P
with respect to h:
DPh =
∂P
∂h
. (5.1)
Generally, the definition from Eq. (5.1) is suitable to describe the sensitivity of P,
however, there exists a major drawback of this description: the resulting figure is not
unit-free. This property is important when different parameters need to be compared,
especially in an electronic design automation environment.
A unit-free definition of a sensitivity is described in [119]. Here, the parameter P as
well as the variable h are replaced by their logarithmic representations, which leads to
the normalized sensitivity ShP
ShP =
∂ lnP
∂ ln h =
h
P ·
∂P
∂h
= hP ·D
P
h . (5.2)
As ShP in Eq. (5.2) is unit-free, these values may also be used and compared with
sensitivities from different parameters, e.g. in an optimization algorithm.
Although the disadvantage of a unit-based definition from Eq. (5.1) has been overcome,
the description from Eq. (5.2) is still not usable under all circumstances. If used in
circuit design, P and h are related to circuit metrics, e.g. P being a resistance and
h being the temperature. Then, ShP is the sensitivity of a resistance with respect to
temperature. It can be shown, that in some cases the definition in Eq. (5.2) does not
provide a useful value. In a specific case, P may be a parasitic resistance, which its
initial value is P = 0Ω and is only activated through a change in temperature. In
another case, a sensitivity might be evaluated at temperature value of h = 0 °C. Both
scenarios results in either h = 0 or P = 0. In this case, the normalized sensitivity
ShP fails and a different approach has to be applied. Therefore, also semi-normalized
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approaches exist, which exchanges only one character by its logarithmic representation.
The semi-normalized sensitivities for P = 0 results to
ζPh =
∂P
∂ ln h = h ·
∂P
∂h
= h ·DPh (5.3)
and for h = 0 to
ξPh =
∂ lnP
∂h
= 1P ·
∂P
∂h
= 1P ·D
P
h . (5.4)
Given the example for P being a resistance and h being a temperature, it is also possible
that a sensitivity value has to be evaluated for the case of both parameters being equal
to zero, such that h = 0 and P = 0. Here, the derivative from Eq. (5.1) is to be used.
5.2 Aging-Aware Sensitivity (AAS)
As stated in [53], sensitivities used for integrated circuit design reveal the interactions
between parameter variations and their influence on system performance values and
can also provide response gradients in optimization applications. Recent studies show,
that sensitivities are productively used in combination with the gm/ID sizing method.
In [20] a sensitivity analysis is used to detect device size sensitivities for different
circuit performance characteristics. This approach provides a semi-automatic sizing
tool based on the EKV model. However, although some authors have updated the
gm/ID sizing method for recent technology nodes, e.g. in [89], the influence of aging on
the sizing method is only little investigated. As it will be shown, the analysis of the
operating point-dependent degradation of transistor parameters, as discussed in chapter
4, provides a basis for an aging-aware sensitivity analysis.
5.2.1 Definition of AAS
Using the results from section 5.1 it is possible to define a sensitivity value, which is a
measure of degradation for a single transistor parameter. This sensitivity value uses
the degradation time tage as the varying parameter h, such that h = tage. However, in
case of a fresh circuit, the time of degradation tage = 0. Therefore, the aging-aware
sensitivity (AAS) is based on the semi-normalized sensitivity as defined in Eq. (5.4).
The AAS of a transistor parameter P = di is defined as
ξdiage (Tage) =
∂ ln di,Tage
∂tage
= 1di,Tage
· ∂di,Tage
∂tage
(5.5)[
ξdiage (Tage)
]
= yrs−1, (5.6)
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The term di is an operating point-dependent parameter and is therefore dependent
on Tage = {IC, L, IDS, tage}. Since this dependence is given for all instances of di, the
declaration of Tage is omitted and the AAS is only noted as ξdiage.
5.2.2 AAS of Composed Performance Values
In circuit design, not only single transistor parameters are of interest, but also circuit
characteristics (such as gain), which are composed of different parameters of multiple
devices. The AAS is suitable to describe the sensitivity of such a circuit characteristic,
which relies on multiple transistor parameters. It can be shown, that the sensitivity of
a circuit characteristic is only dependent on the AAS of single transistor parameters.
Let C be an arbitrary circuit characteristic, which is constructed by multiplication and
division of different transistor parameters, such that
C =
∏N
n=1 dn∏M
m=1 dm
, (5.7)
with N and M being the number of considered operating point parameters. The
associated aging-aware sensitivity is constructed by using the definition from Eq. (5.5)
ξCage =
∂ ln C
∂tage
=
∂ ln
( ∏N
n=1 dn∏M
m=1 dm
)
∂tage
. (5.8)
The logarithmic part can be further split up. Using the relation ln (a/b) = ln a − ln b
the equation above results to
ξCage =
∑N
n=1 ln dn −
∑M
n=1 ln dm
∂tage
. (5.9)
The ∂-operator can be drawn into each summation part, which yields
ξCage =
N∑
n=1
ξdn −
M∑
n=1
ξdm. (5.10)
The result from Eq. (5.10) shows that the aging-aware sensitivity ξCage can be represented
by only using the sensitivities of the individual operating point-dependent transistor
parameters ξdiage.
This is only true for composed characteristics that follow the construction rules set
in Eq. (5.7) (multiplication and division only). In case of a characteristic which uses
addition or subtraction, e.g.
D =
I∑
i=1
di, (5.11)
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a different result is observed. The aging-aware sensitivity of the characteristic D is then
given by
ξDage =
∂ ln∑Ii=1 di
∂tage
. (5.12)
In contrast to a multiplication or division, differences and sums are not easily split
within an logarithmic argument. Performing the derivation yields
ξDage =
1∑I
i=1 di
· ∂
∑I
i=1 di
∂tage
(5.13)
=
I∑
i=1
1
1
di
∑I
u=1 du
· 1di
∂di
∂tage  
ξ
diage
. (5.14)
The last part of Eq. (5.14) already yields the AAS of each contributing parameter di.
However, each ξdiage is accompanied by an additional correction term. The final result
can be written as
ξDage =
I∑
i=1
ϵdi · ξdiage (5.15)
with
ϵdi =
1
1
di
∑I
u=1 du
. (5.16)
Note that the sum of all correction factors yields
I∑
i
ϵdi = 1. (5.17)
The result from Eq. (5.15) is similar to the one obtained in Eq. (5.10), except that
each individual AAS is weighted with a factor ϵdi. The impact of ϵdi strongly depends
on the relation of each individual d parameter to each other. For example, given a
characteristic constructed by d1 + d2 the according AAS results to
ξd1+d2age =
1
1 + d2d1  
ϵd1
·ξd1age +
1
1 + d1d2  
ϵd2
·ξd2age. (5.18)
The value of ϵd1 and ϵd1 in dependence on the ratio d1/d2 is shown in Fig. 5.1. In case of
d1 = d2 both correction factors share a value of 0.5. Ratios of d1/d2 ≫ 1 or d1/d2 ≪ 1
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Figure 5.1: Value of ϵd1 and ϵd2 in dependence on the ratio of d1/d2.
lead to either ϵd1 = 0 or ϵd2 = 0 and therefore to a domination of one factor. This can
be used to approximate ξd1+d2age as
ξd1+d2age =
⎧⎪⎨⎪⎩ξ
d1
age for d1 ≫ d2
ξd2age for d1 ≪ d2.
(5.19)
5.3 AAS for a Common Source Amplifier
In order to demonstrate the use of the aging-aware sensitivity, a common source amplifier
is investigated with respect to certain output characteristics. The circuit consists of
an NMOS input transistor and PMOS current source and no output load connected.
The following study uses the AAS on two distinct characteristics: the DC-Gain and
the unity gain frequency. The obtained AAS values are compared to actual simulations
using the RelXpert simulator for several different designs. All simulations have been
performed using a 150 nm technology node. If not stated differently, all transistors
share a channel length of L = 1 µm.
5.3.1 DC-Gain
A major performance value is the DC-Gain Acs, which can be expressed through small
signal parameters by
|Acs| = gm, n
gds, n+ gds, p, (5.20)
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where the index n and p denote a parameter associated with NMOS and PMOS
respectively. This description can be transferred into the gm/ID sizing methodology,
which results to
|Acs| =
(
gm,n
ID
)∗ · ID(
gds,n
ID
)∗ · ID + (gds,pID )∗ · ID =
(
gm,n
ID
)∗
(
gds,n
ID
)∗ + (gds,pID )∗ , (5.21)
where ID is the common drain current for both transistors. Using AAS, the tendency
of degradation of the DC-Gain is obtained. Given the rules derived from Eq. (5.10)
and Eq. (5.15), ξ|Acs|age results so
ξ|Acs|age = ξ
(
gm,n
ID
)∗
age −
⎡⎣ϵ( gds,n
ID
)∗ · ξ
(
gds,n
ID
)∗
age + ϵ( gds,p
ID
)∗ · ξ
(
gds,p
ID
)∗
age
⎤⎦ , (5.22)
where the correction factors are given by
ϵ( gds,n
ID
)∗ =
⎡⎢⎣
(
gds,n
ID
)∗ + (gds,pID )∗(
gds,n
ID
)∗
⎤⎥⎦
−1
=
⎡⎢⎣1 +
(
gds,p
ID
)∗
(
gds,n
ID
)∗
⎤⎥⎦
−1
(5.23)
ϵ( gds,p
ID
)∗ =
⎡⎢⎣
(
gds,n
ID
)∗ + (gds,pID )∗(
gds,p
ID
)∗
⎤⎥⎦
−1
=
⎡⎢⎣1 +
(
gds,n
ID
)∗
(
gds,p
ID
)∗
⎤⎥⎦
−1
. (5.24)
Note that a further reduction of ξ
(
gm,n
ID
)∗
age , ξ
(
gds,n
ID
)∗
age and ξ
(
gds,p
ID
)∗
age is not necessary, since
the values marked by (·)∗ are already available from the initial generation of gm/ID
metrics and can be regarded as single values. As shown in Eq. (5.19), the AAS can be
approximated, if the correction factors are either close to 1 or 0. The value of ϵ(gds,n/ID)∗
in dependence on the inversion coefficients ICn and ICp is shown in Fig. 5.2. It can be
observed that ϵ(gds,n/ID)∗ is not constant over the plane and also only sparsely approaches
the limits of 1. The limit of ϵ(gds,n/ID)∗ → 0 is not reached, as the overall minimum is
only close to 0.3. Since from Eq. (5.17) it can be followed that ϵ(gds,p/ID)∗ = 1− ϵ(gds,n/ID)∗,
the same observation holds for ϵ(gds,p/ID)∗. Therefore no approximated computation of
ξ|Acs|age is performed.
Observing Eq. (5.21) reveals, that the DC-Gain is only dependent on priorly simulated
normalized transconductance values. These values are dependent on Tage, which
consists of IC, L, IDS and tage. It has already been shown, that Acs is independent of
IDS. In the case of no degradation at tage = 0 and a fixed L, these normalized values
can be configured solely by the inversion coefficients ICn and ICp of the NMOS and
PMOS. Therefore, the DC-Gain of the common source amplifier can be expressed as
Acs(ICn, ICp). A visualization of Acs in dependence on ICn and ICp is shown in Fig.
5.3a. In the same way, the aging-aware sensitivity can be constructed using only the
inversion coefficients as input. The according AAS-map is shown in Fig. 5.3b.
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Figure 5.2: ϵ(gds,n/ID)∗ in dependence on the inversion coefficients ICn and ICp.
The |Acs|-map from Fig. 5.3a shows the DC-Gain in dB, which is targeted by a
designer. If the PMOS current source transistor provides a high output impedance,
then the amplifier acts similar to an intrinsic gain stage and therefore the DC-Gain is
mostly influenced by a change in ICn, which fits nicely with the results from the plot.
Comparing this to the related AAS-Map in Fig. 5.3b reveals a different behavior. The
computed sensitivity is not fully correlated to the DC-Gain. Whereas the DC-Gain is
mostly independent of ICp, ξ|Acs|age shows a dependence on both inversion coefficients ICn
and ICp. This leads to the conclusion that designs with identically designed DC-Gain
do not necessarily share the same sensitivity with respect to aging. Note that the results
within the AAS-Map strongly depend on the used models within RelXpert. Different
aging models will lead to dissimilar results, although the described method does not
depend on the actual degradation model.
5.3.2 Unity-Gain-Frequency
The DC-Gain is important for static and low frequency analysis of analog circuits.
Another important characteristic is the unity-gain frequency (UGF), which is equivalent
to the gain bandwidth product (GBWP). The UGF is given by
fugf =
gm,n
2π · Cout , (5.25)
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Figure 5.3: (a) DC-Gain-Map |Acs|(ICn, ICp) and (b) AAS-Map ξ|Acs|age (ICn, ICp) for a
common source amplifier.
where Cout is the total capacitance present at the output node. Within the gm/ID sizing
methodology, this expression is rearranged to
fugf =
(
gm,n
ID
)∗ · ID
2π · Cout . (5.26)
According to [96], the GBWP is the most important quality factor for any kind of
amplifiers. However, it does not serve well as a figure of merit (FOM), since it depends
on application specific design choices, such as the drain current and load capacitance.
Therefore, a FOM is introduced, which is based on the GBWP but also remains
independent on design choices. This FOM is defined as
FOM = GBWP · Cout
ID
(5.27)
[FOM ] = MHzpFmA (5.28)
and quotes how much GBW can be obtained for a certain load capacitance and power
consumption. A typical value for a single transistor lies in the range of 4500 MHzpFmA
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Figure 5.4: (a) The normalized unity-gain frequency-map fˆugf(ICn, ICp) and (b) AAS-
Map ξfˆugfage (ICn, ICp) for a common source amplifier.
[96], dependent on the inversion coefficient. In the extend of this study this FOM is
introduced as the normalized GBWP (or normalized unity-gain frequency) fˆugf
fˆugf = fugf · CL
ID
. (5.29)
The aging-aware sensitivity ξfˆugfage is then given by
ξfˆugfage = ξ
(
gm,n
ID
)∗
age − ξ2πage = ξ
(
gm,n
ID
)∗
age . (5.30)
Since ξfˆugfage is calculated without the use of addition or subtraction, a correction factor ϵ
is not taken into account. The value of an AAS for a constant results to 0, therefore
ξ2πage is not regarded in the final term. Comparing the expression for ξ|Acs|age in Eq. (5.22)
and ξfˆugfage in Eq. (5.30) shows, that both sensitivities are connected through ξ
(
gm,n
ID
)∗
age .
The AAS for the DC-Gain can written as
ξ|Acs|age = ξfˆugfage −
⎡⎣ϵ( gds,n
ID
)∗ · ξ
(
gds,n
ID
)∗
age + ϵ( gds,p
ID
)∗ · ξ
(
gds,p
ID
)∗
age
⎤⎦ , (5.31)
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Table 5.1: Sample designs for a common source amplifier and corresponding sensitivi-
ties.
# ICn ICp WL
⏐⏐⏐
n
W
L
⏐⏐⏐
p ID Afresh A10 yr
⏐⏐⏐ ∆A
Afresh
⏐⏐⏐ ξ|Acs|age fˆugf,fresh fˆugf,10 yr ⏐⏐⏐⏐ ∆fˆugffˆugf,fresh
⏐⏐⏐⏐ ξfˆugfage
– – – – µA dB dB % 1·10−4yr
MHzpF
mA
MHzpF
mA %
1·10−4
yr
D1 20 100 24.6 10.7 100 38.6 38.9 3.93 -1.35 1176 1192 1.38 3.42
D2 10 30 35.6 49.1 100 39.6 39.1 3.21 -17.12 1522 1556 2.21 6.34
D3 15 60 32.8 17.8 100 39.1 39.4 3.54 -10.42 1300 1324 1.78 4.64
which nicely reveals how certain characteristics interact with each other. This in-
formation is valuable for designers and helps to understand how degradation of one
characteristic influences others.
Using the same constraints as for the DC-Gain, one can argue that the UGF and
its associated AAS is entirely scalable through pairs of ICn and ICp. Both maps are
shown in Fig. 5.4. Since the UGF is only dependent on the gm/ID of the input NMOS
transistor, this value is ultimately only set through ICn, which is shown in Fig. 5.4a.
The AAS-map in Fig. 5.3b is also only dependent on ICn and has its maximum around
ICn ≈ 4, which corresponds to a moderate inversion. If ICn is increased or decreased,
then ξfˆugfage minimizes until a a sensitivity value of almost 0 yrs−1. This holds for an
operation on strong inversion and also for very low values of ICn in weak inversion. This
observation is not seen for the fresh fˆugf within Fig. 5.4a, where the gm/ID is constantly
increasing. As shown previously in the discussion for the DC-Gain, also here for the
UGF the actual value is independent of its sensitivity.
5.3.3 Comparison of Designs
The generated AAS-maps from section 5.3.1 and 5.3.2 are now used in a sample design
flow of a common source amplifier. It will be shown that these maps serve well to
optimize the response to degradation for the given circuit. The design shall consider
two target specifications, the DC-Gain and the normalized unity-gain frequency. The
influence of HCD and NBTI is considered and the impact of degradation is simulated
using the RelXpert simulator. These results are compared with the AAS-maps.
The study consists of four different design approaches of a common source amplifier.
Each sample is designed to provide a DC-Gain of approximately 40 dB and should
exceed a normalized unity-gain frequency of fˆugf > 1000MHzpFmA−1. The final
widths of the transistors is found using the definition of the inversion coefficient IC,
which is rearranged to
W = ID · L2n0µ0COXU2T · IC
. (5.32)
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Figure 5.5: Aging-Aware sensitivities and corresponding degradation given in percent-
age. (a) DC-Gain Acs. (b) unity-gain-frequency fˆugf .
The drain current is fixed to a value of ID = 100 µA and the channel length is held
constant at L = 1 µm. Therefore, the final channel widths are only dependent on the
inversion coefficients ICn and ICp. These two coefficients are also used to design for a
specific target specification. The data from Fig. 5.3a allows a selection of suitable pairs
of ICn and ICp, which result in the desired gain of 40 dB. These pairs have to be checked
with the data from Fig. 5.4a in order to fulfill the second target for fˆugf . Using this
methods, three different designs D1 to D3 have been chosen. The parameters of each
design are shown in Tab. 5.1. The values computed using AAS and the corresponding
degradation simulated through RelXpert are compared in Fig. 5.5a and Fig. 5.5b for
the DC-Gain and the normalized unity-gain frequency respectively. Both figures relate
the AAS to the relative simulated degradation.
The results from Tab. 5.1 and Fig. 5.5a show a reduction in degradation of the DC-Gain
of about 1% comparing D1 to D2 and D2 D3. The data from Fig. 5.5b however reveals
the exact opposite behavior. The least degradation of the UGF is achieved in D1. Each
AAS value should be tied to a certain degradation, which is nicely mapped by the
designs D1, D2 and D3.
5.4 Validity of Aging-Aware Sensitivity Maps
In the previous section three different designs were used to compare the results for the
AAS and the actual deviations simulated using SPICE and RelXpert. The question
remains, if the AAS is able to compute feasible results under all conditions or if there
exists a boundary, which limits the applicability. Note that AAS maps are based on the
concept of operating point-dependent degradation, which is an approximative method,
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since circuit degradation is determined by single transistor degradation only. The
following shall demonstrate a validity analysis for the DC-Gain.
The drain current of a transistor ID is dependent on internal parameters pi and also on
the terminal voltages VS, VB, VG and VD
ID = fk(pi, . . . , Vi, . . . ), (5.33)
where Vi represents a list containing all terminal voltages. A change in ID induced by
an impacting parameter ρ is given by
∂ID
∂ρ
= ∂fk
∂ρ
+
N∑
j=1
∂fk
∂Vj
∂Vj
∂ρ
, (5.34)
where ∂fk∂ρ is the derivative of fk with respect to the impacting parameter. However, a
change in ρ may not only affect fk, but also the terminal voltages, which in turn serve
as input for fk. The dependence of the terminal voltages on the impacting factors is
considered by ∑Nj=1 ∂fk∂Vj ∂Vj∂ρ . The term ∂fk∂Vj represents small signal conductances, such as
gm, and ∂Vj∂ρ can be regarded as the sensitivity of the terminal voltages with respect
to ρ. In terms of aging simulations, the impacting factor is the degradation time tage.
Further, if Eq. (5.34) is normalized to ID, the general expression for the semi-normalized
sensitivity is obtained and results to
1
ID
∂ID
∂tage
= 1
ID
∂fk
∂tage
+ 1
ID
N∑
j=1
∂fk
∂Vj
∂Vj
∂tage
. (5.35)
The AAS is therefore constructed using two terms. The first term is the direct derivative
of the drain current, which is induced through the aging process. The second term
also takes a change in terminal voltages into account, which is induced through the
aging of the same and also of other components in the circuit. In order to calculate a
precise solution of ID at tage, the terminal voltages need to be evaluated at that specific
point in time. This cannot be achieved without the use of a SPICE solver, which for
example is used by RelXpert. An AAS is calculated from results of the testbench in
Fig. 4.3. Here, the terminal voltages do not change during an aging simulation, since
the testbench configuration forces given node potentials. Therefore, ∂Vj∂tage results to zero.
Consequently, the AAS used in this work, is calculated by the first term only
ξIDage =
1
ID
∂fk
∂tage
, (5.36)
which is less accurate but removes the dependency on a SPICE solver. Although the
AAS is constructed using this approximative method, it still provides a good measure
for the sensitivity with respect to aging. The validity is shown using a simple approach.
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Figure 5.6: Monotonicity quadrant plots for the DC-Gain of a common source amplifier
Acs. (a) AAS-based results. (b) RelXpert-based results.
Let ξαage be an AAS, which is only dependent on one inversion coefficient ICo. It can
be assumed, that due to its approximative nature the AAS will not provide a SPICE
accurate result. However, it can still be used as a guideline in circuit design, if the
following condition is met. The AAS should always provide a sensitivity value, which is
proportional to the degradation, which is given from the RelXpert result. This is true, if
both, ξαage and the RelXpert solution r(α), have proportional slopes, which implies that
both values rise and fall at the same ICo. In a mathematical sense, this condition is met
as long as the monotonicity of both values is identical for given intervals of ICo. Let
[a, b] an interval, where a function f(x) is monotone then Mba(f(x)) shall be a function,
which reveals the type of monotonicity of f(x) in a ≤ x ≤ b, such that
Mba(f(x)) =
⎧⎪⎨⎪⎩+ for monotonically increasing− for monotonically decreasing, (5.37)
then an AAS is valid with respect to the RelXpert solution, if
M
ICo,max
ICo,min (ξ
α
age) =M
ICo,max
ICo,min (r(α)). (5.38)
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In a two dimensional approach with e.g. ξβage(ICn, ICp), monotonicity has to be separately
evaluated in the direction of ICn and ICp, leading to four distinct solutions
(
M
ICn,max
ICn,min (β),M
ICn,max
ICn,min (β)
)
:=
⎧⎪⎪⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎪⎪⎩
Q1 for (+,+)
Q2 for (−,+)
Q3 for (−,−)
Q4 for (+,−)
. (5.39)
The validity expression from Eq. (5.38) still holds. An example of such a monotonicity
analysis is shown in Fig. 5.6 for the DC-Gain of a common source amplifier. The
different colored regions each correspond to a monotonicity of Q1 to Q4. It can be
observed, that for low values of ICn and ICp, there exist some difference in the solutions
gained from the AAS in Fig. 5.6a and the RelXpert equivalent in Fig. 5.6b. However,
for ICn > 6 and ICp > 7, both reveal the same result. Therefore, the AAS can be used
in almost all cases, starting from the moderate inversion and covering the full strong
inversion regime.
5.5 Optimum Aging-Aware Operating Point
So far the AAS is used to detect, if certain designs of a circuit are less susceptible to
aging than others. However, this information can also be used to find the optimum
conditions, at which the circuit degrades the least. The following study shows, how
the concept of aging-aware sensitivity is used to provide a method, for determining the
optimum operating point of a transistor in a circuit [48]. Since in most cases multiple
characteristics define the behavior of a circuit, the concept of AAS has to be extended
to be used in a multi-performance environment.
If multiple specifications are to characterize the behavior of a circuit, each of them
has a unique AAS associated with it. Furthermore, each characteristic may be more
important to the designer than others, e.g. the input referred noise is less important
than the power consumption. Still, in order to optimize a design with respect to its
sensitivity against aging, each AAS needs to be taken into account. Instead of using
single AAS values for each characteristic, it is possible to combine each AAS to a
multi-composed one, which represents the sensitivity of the circuit, rather than of an
individual characteristics. The multi-composite AAS shall be defined as the sum of the
absolute value for each sensitivity
ξτage =
n∑
i=1
αi ·
⏐⏐⏐ξpiage⏐⏐⏐ , (5.40)
with ∑ni=1 αi = 1. The factors αi are used to weight each AAS according to its priority.
The expression in Eq. (5.40) is an objective function, which can be used to find an
optimum operating point for transistors in a circuit. The minimum of this function
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Figure 5.7: Fresh GUP in dependence on ICp and ICn. Contour lines are labeled with
corresponding value.
leads to inversion coefficients, which will provide the least sensitivity with respect to
aging. The results can be influenced by the weighting factors.
A composite AAS shall be built using the DC-Gain and normalized UGF as defined in
Eq. (5.21) and Eq. (5.29) respectively. In order to provide a common design space, the
gain-unity-gain product (GUP) is introduced, which is defined as
GUP =
⏐⏐⏐⏐⏐⏐⏐⏐
(
gm,p
ID,p
)∗
(
gds,p
ID,p
)∗
+
(
gds,n
ID,n
)∗
⏐⏐⏐⏐⏐⏐⏐⏐  
p1=Acs
·
(
gm,p
ID,p
)∗
2 · π  
p1=fˆugf
.. (5.41)
Again, the GUP is dependent in Tage of the transistors Mn and Mp. The fresh GUP in
dependence on the inversion coefficients ICn and ICp is shown in Fig. 5.7. Constant
values of GUP are indicated by white contour lines. Each line is labeled with its
associated value, so each pair of ICn and ICp resulting in the same contour line leads to
the identical GUP. These lines shall provide boundaries, which will be used in further
optimization routines. Optimum operating points can be found by the minimum of the
total aging-aware sensitivity, such that
min
{
ξτage
}
⇒ dTOP,opt(Mn), dTOP,opt(Mp). (5.42)
5.6 Summary 97
has to be fulfilled. The expression of ξτage is gained through the description in Eq. (5.40)
and the according specifications, namely ξp1age = ξ Acsage and ξp2age = ξ
fˆugf
age , which results to
ξτage = α1 ·
⏐⏐⏐ξ|Acs|age ⏐⏐⏐+ α2 · ⏐⏐⏐⏐ξfˆugfage ⏐⏐⏐⏐ . (5.43)
This description of ξτage is able to map ξ|Acs|age and ξ
fˆugf
age onto a single value, which provides a
measure for the age-dependent deviation of characteristics for a common source amplifier
circuit. The number of incorporating characteristics is not limited, so the expression in
Eq. (5.43) may be expanded to fit any number of different specifications. The value of
ξτage is not only dependent on ICp and ICn, but also on the weighting factors α1 and
α2. These weighting factors extend the degree of freedom within the analog design
process. A visualization of ξτage is given in Fig. 5.8 with different weighting factors.
A configuration of the weighting factors of (α1, α2) = (0.5, 0.5) may be considered
as a neutral influence of each influencing characteristic, whereas the configuration
(α1, α2) = (0.2, 0.8) prioritizes fˆugf over Acs. The contour lines are depicted as a visual
reference and are identical to the ones shown in Fig. 5.7. A detailed representation of
the results for both weighting factor configurations can be found in the appendix in
Tab. A.7 and Tab. A.8.
The minimum of ξτage for each area, which is limited by the contour lines, and each found
result corresponds to a pair of ICn and ICp, which fulfills the specifications given by
these limits. As discussed in section 5.4, this method only provides reasonable results
for inversion coefficients greater than a certain minimum. Therefore the minimum found
is constraint to this ICmin. In most cases, the optimum found for ICp is at the onset of
deep strong inversion. Therefore, the energy-efficient moderate regime is only available
to the NMOS. The choice of a different set of weighting factors influences the optimum
result in one case, which is more precisely shown in Fig. 5.8a and Fig. 5.8b.
5.6 Summary
In this the section the concept of the aging-aware sensitivity is presented. Different
sensitivity schemes used in integrated circuit design have been discussed and evaluated
in regards of the use in an aging-aware environment. Based on a common source
amplifier the AAS revealed how the DC-Gain and the normalized unity-gain frequency
are sensitive with respect to NBTI and HCD degradation mechanisms. A validity
analysis shows the applicability of the AAS and also investigates limits caused by its
approximative degradation estimation. The AAS is used to optimize a given circuit
incorporating two different design characteristics by finding an optimum aging-aware
operating point for transistors.
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Figure 5.8: Multi-composite AAS of ξ|Acs|age and ξ
fˆugf
age . Contour lines indicate values for
GUP as depicted in Fig. 5.7. Markers show optimized designs with lower
bound of ICmin = 1 for different configurations of (α1;α2). Figure (b)
shows resized area of (a).
6 Conclusion and Outlook
6.1 Conclusion
In this thesis different aging-aware design methods for the use with analog integrated
circuits have been developed. These methods partly exploit the structural difference in
certain circuit topologies and also build upon the idea of an operating point-dependent
degradation of transistor parameters. Additionally, the GMID-Tool has been developed,
which provides intuitive access to gm/ID parameters including extended parameters gained
from the analysis of this work. A major contribution is also the concept of an aging-
aware sensitivity (AAS) and its visualized representation (AAS-maps), which provide a
useful guidance for minimizing age-dependent deviations in circuit characteristics at
design time. Finally, a simulation flow has been presented, which allows the generation
of the reliability function using an altered Monte Carlo analysis.
The basic idea of the structural degradation analysis for analog circuits lies in the fact,
that most circuits rely on biasing circuitry. These provide stable voltages, which are
converted through current mirrors into stable bias currents. Different biasing circuits,
including a single transistor, a MOS only reference and a beta matching reference have
been investigated. Each of these circuits biased different mirror circuits, which included
a single transistor, a cascode mirror and also a wide swing structure. The results show,
that for certain combinations, the deviation in the output current due to degradation
can be reduced by more than 14%. Interestingly, the proposed method is also able to
be used in amplifier designs. A folded cascode amplifier has been modified in its bias
and mirror circuitry, adapting the results of the previous study. This decreased the
deviations in various characteristics (comparing best and worst configuration), such as
for the DC-Gain (~10% gain), the gain bandwidth (~15% gain) and the common mode
rejection ration (~10% gain).
An important contribution of this thesis is the operating point-dependent degradation.
This approach is based upon the gm/ID sizing methodology, which uses the state of
inversion of the conducting channel, the so called inversion coefficient IC, as an indicator
for the operating point of the device. While generating specific gm/ID related metrics
within a dedicated testbench, a reliability simulator hooks into the simulation scheme
and degrades the device. The resulting small signal gm/ID metrics are then available in
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a fresh and also in an aged state, while the metrics themselves are mostly dependent
on IC. Relating the degradation of each device in dependence on IC reveals unseen
correlations of transistor parameters and their response to aging. It is shown, that the
results can be used to optimize the aging behavior of a common source amplifier.
The results from the operating point-dependent degradation have been used to develop
an innovative method, which can be used to design analog circuits with respect to
its sensitivity to aging at a very early design stage. This approach, the aging-aware
sensitivity, uses analytic description of performance characteristics for any kind of
circuits, and is able to provide well approximated estimate on the deviation due to aging
mechanisms. AAS is based on the definition of a semi-normalized sensitivity, while the
underlying data is provided through operating point-dependent degradation. It has
been shown, that the AAS concept allows a computation for any output characteristic,
as long as it belongs to a linear system and is described by an analytic function. Also,
the AAS of a circuit characteristics can always be arranged to be only dependent on
single transistofsr sensitivities. This property makes the AAS a versatile method in
analog circuits design, as single transistor AAS values only have to computed once and
are then valid for any design, just like the underlying gm/ID methodology.
The AAS has been calculated for several circuit topologies and has been visualized
through so called AAS-maps. These maps revealed interesting results, such that the
actual value of performance is not necessarily coherent with the expected degradation.
This is extremely useful, considering that this also holds for different designs, which
yield identical output characteristics, but differ in the transistor operating point. A
validity analysis has shown that the AAS is coherent with post-schematic reliability
simulation results for a wide range of different inversion coefficients.
This thesis has used the results from the AAS scheme to not only calculate the estimated
deviation, but also to optimize circuits towards higher reliability through optimum
operating points. The optimum is found through the minimum of the AAS value and
simulation results show a real benefit from this solution.
An increase in reliability needs to be evaluated, which is by generating the according
reliability function. This is achieved by using a batch of statistically generated circuit
samples and also an aging simulation. Each of the generated sampled needs to be
aged and evaluated in terms of deviations in the output characteristics. Since aging
simulations use a lot of simulation time, a modified approach has been proposed in this
thesis. The variability-aware gradual aging (VAGA) simulation scheme uses the fact,
that for moderate technology nodes a shift in the ditribution of process parameter is
not expected. Therefore, modifying the simulation routine reduces the number of aging
simulations tremendously (only one for each gradual aging step). VAGA has been used
to verify the results for the structural degradation analysis.
In summary, the methods developed in this thesis for an aging-aware design of analog
integrated circuits prove to be innovative and powerful. The methods have shown to
be compatible with existing design methodologies and extend them naturally. With
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these contributions, reliability and aging aspects of analog circuits is no longer only
regarded at the end of a design flow, but is shifted to the very beginning of it, while still
delivering accurate estimates of performance deviations. The results were benchmarked
against existing reliability simulators and showed to be very competitive, while at the
time the aging simulation effort is reduced to a minimum.
6.2 Outlook
The operating point-dependent degradation is only evaluated for the center of process
variation, which in terms of process corners is the nominal corner. Since the reliability
function can only be generated using statistically distributed samples, the AAS needs
to be expanded to support the influence of process variability. The underlying gm/ID
methodology would have to be altered to be used in a statistical context. A first
approach could be made by interchanging each parameter by its statistical distribution
(e.g. Gaussian). Each individual distribution is then used to construct statistical circuit
characteristics. This would not only allow an estimate on expected deviations of circuit
characteristics, but could provide an estimate for the yield and even more importantly
the reliability at a given point in time.
This thesis has used two different technology nodes for all circuit related simulations
(350 nm and 150 nm). These nodes have been used in the industry for years, yielding
well defined process parameters, which is why these nodes are often used in safety
critical environments. However, smaller technology nodes have come up, which have
not only shrunk the minimal channel length, but also changed the fabrication steps
of a traditional transistor (FinFET [58]). The operating point-dependent degradation
as well as the aging-aware sensitivity will have to be evaluated against modern nodes.
At his point, technology nodes up to 65 nm should perform well with the developed
methods, as the general fabrication process has not changed until this node. The 45 nm
node introduced HKMG transistors, which is prone to PBTI [128] and lets the NMOS
suffer from two degradation modes (PBTI and HCD). Since these effects are excited
under different stress scenarios, the extraction process for AAS parameters would need
to be adopted. Also, since the FinFET technology allows ultra short channel lengths,
quantization effects of the channel dopants lead to quantized BTI modes, which is
known as random telegraph noise (RTN) [34]. This new degradation mode has to be
checked against the current implementation of the AAS.

A Appendix
A.1 Transistor Dimensions for Structural
Degradation Analysis using Current Mirrors
and Bias Circuits
Within Tab. A.1 the chosen transistor dimensions for the structural degradation analysis
are shown. Default width and length for all transistors is given as NMOS and PMOS.
Any transistor not following the default values is specifically named. Dimensions given
are valid for the folded cascode amplifier, the mos only reference, the beta matching
reference and the cascode current mirrors in sink and source configuration.
Table A.1: Dimensions for all NMOS and PMOS transistors.
Device W L Units Device W L Units
Default Values Folded Cascode OTA
NMOS 5 1 µm MC 12.5 5 µm
PMOS 12.5 1 µm MF 5 5 µm
Ibias 12 µA M9,M10 50 1 µm
Mos Only Reference Beta Matching Reference
MN 3 49 µm S1 10 60 µm
MP 5 23 µm S3 5 0.5 µm
R 12k Ω
Cascode as Source Cascode as Sink
M3 5 4 µm M3 12.5 4 µm
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A.2 Results for the Structural Degradation Analysis
of a Folded Cascode Amplifier for different Bias
Circuit and Reference Circuit Combination
The results for the degradation analysis of a folded cascode amplifier using different
combinations of bias circuits and current mirror structures are presented in Tab. A.2
and Tab. A.3. Data from Tab. A.2 shows the degradation of amplifier characteristics,
which is observed by choosing a single PMOS current mirror. The bias voltage is
either generated by a beta matching reference or a mos only reference. The same
characteristics are also given in Tab. A.2, which presents the observed degradation
generated using a wide swing current mirror. Again, data is shown for a beta matching
reference as well as for a mos only reference.
Table A.2: Degraded Circuit Characteristics for Single PMOS Bias
Specifications 200d 400d 600d 800d 1000d
Single PMOS biased by BMR
∆ PM 0.89 1.24 1.41 1.61 1.84
∆ Slew Rate Rise -19.55 -26.74 -31.97 -36.19 -39.81
∆ Slew Rate Fall -55.55 -70.57 -79.67 -86.00 -90.55
∆ DC Gain 0.64 -1.52 -4.42 -8.19 -13.43
∆ GBW -40.62 -57.50 -69.99 -79.57 -87.14
∆ PSRR -50.07 -55.49 -59.92 -64.35 -69.51
∆ CMRR 3.83 6.71 8.91 10.58 10.32
Single PMOS biased by MOR
∆ PM 0.77 1.14 1.30 1.40 1.57
∆ Slew Rate Rise -11.27 -15.46 -18.48 -20.98 -23.07
∆ Slew Rate Fall -48.97 -62.94 -71.71 -78.04 -82.95
∆ DC Gain 1.41 0.09 -1.65 -3.76 -6.36
∆ GBW -33.33 -49.96 -59.05 -68.39 -75.58
∆ PSRR -53.86 -59.86 -64.36 -68.35 -72.35
∆ CMRR 2.06 3.77 5.17 6.24 5.15
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Table A.3: Degraded Circuit Characteristics for Wide Swing Bias
Specifications 200d 400d 600d 800d 1000d
Wide Swing biased by BMR
∆ PM 0.81 1.25 1.47 1.61 1.86
∆ Slew Rate Rise -19.55 -26.74 -31.97 -36.19 -39.81
∆ Slew Rate Fall -58.75 -75.02 -84.48 -90.89 -95.38
∆ DC Gain 0.38 -2.03 -5.37 -9.93 -16.81
∆ GBW -41.14 -58.75 -71.63 -81.76 -90.18
∆ PSRR -46.32 -52.22 -57.13 -62.26 -68.78
∆ CMRR 5.83 9.90 12.69 14.85 15.13
Wide Swing biased by MOR
∆ PM 0.72 1.14 1.31 1.40 1.57
∆ Slew Rate Rise -11.38 -15.56 -18.52 -21.02 -23.05
∆ Slew Rate Fall -52.10 -67.49 -76.90 -83.56 -88.57
∆ DC Gain 1.18 -0.32 -2.32 -4.78 -7.85
∆ GBW -33.24 -50.18 -60.90 -69.92 -78.18
∆ PSRR -51.05 -57.74 -62.78 -67.36 -72.01
∆ CMRR 2.81 5.05 6.83 8.27 7.68
A.3 Results of the Miller-Opamp Design
The results for the degradation analysis using the GMID-Tool for the Miller-Opamp
design is shown in Tab. A.4. Data is shown for several transistors, including the
input transistors and also all devices, which are part of the investigated analytical
expressions of the circuit characteristics. Each transistor parameter is given as a result
from the GMID-Tool as well es from SPICE solvers. In case of aged parameter values,
RelXpert has been used as the SPICE equivalent reliability simulator. The deviation
observed between the fresh and aged state is given for the GMID-Tool and also for the
SPICE/RelXpert solution.
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A.4 Degraded System Characteristics (VAGA)
Data presented in Tab. A.5 shows the results from a variability-aware gradual aging
analysis taken on a folded cascode amplifier. Each characteristic is shown in terms of
its mean value as well as standard deviation. Simulation has been performed for an
aging time of 10 yrs and a step size of 2 yrs.
Table A.5: Degraded System Characteristics.
Specification fresh 2 yrs 4 yr 6 yr 8 yr 10 yr
Mean Values t0 t1 t2 t3 t4 t5
PM ( °) 89.37 89.50 89.57 89.63 89.68 89.73
SRrise (MV/s) 1.90 1.31 1.07 0.91 0.79 0.70
SRfall (MV/s) 2.79 1.88 1.53 1.29 1.11 0.97
Gain (V/V) 66.33 66.04 65.76 65.48 65.18 64.87
GBW (MHz) 4.14 3.06 2.59 2.25 1.98 1.76
PSRR ( dB) 73.89 71.94 70.78 69.91 69.13 68.44
Standard Deviation
PM ( °) 0.072 0.081 0.088 0.091 0.097 0.102
SRrise (MV/s) 0.262 0.221 0.200 0.184 0.170 0.158
SRfall (MV/s) 0.402 0.340 0.308 0.282 0.260 0.240
Gain (V/V) 0.311 0.451 0.561 0.668 0.773 0.876
GBW (MHz) 0.410 0.438 0.413 0.407 0.390 0.369
PSRR ( dB) 10.06 10.21 9.72 9.67 9.75 9.92
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A.5 Dimensions for Miller Amplifier
Tab. A.6 shown the channel dimensions, inversion coefficient and drain current for each
transistor within the Miller amplifier design.
Table A.6: Design parameters for the Miller Amplifier.
Device IC ID W L0
M1/2 3.5 11 µA 304 10.05
M3/4 9.6 11 µA 60 14.05
M5 21.2 22 µA 100 10.05
M6 16.4 260 µA 150 1.05
M7 7.5 260 µA 64 0.55
M8 21.2 11 µA 50 10.05
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A.6 Optimum Operating Points from AAS Analysis
Tab. A.7 and Tab. A.8 show results for the optimum operating points for a common
source amplifier for different weighting factors.
Table A.7: Aging-Aware Inversion Coefficients for given GUP (α1 = 0.5, α2 = 0.5).
# GUP GUP ICn ICp GUP ICn ICp GUP
low high ICmin = 0 ICmin =1e-1
1 0 12 5.7e-2 2.4e+1 9.6 2.2e+1 2.7e+1 12.4
2 12 27 5.7e-2 7.8e+0 26.3 2.1e+1 1.4e+1 22.6
3 27 42 2.1e+1 7.8e+0 35.3 2.1e+1 7.8e+0 35.3
4 42 57 6.6e-2 2.3e+0 55.4 1.7e+1 3.3e+0 57.5
5 57 72 6.6e-2 1.3e+0 67.9 2.0e+1 1.9e+0 72.2
6 72 87 8.5e-2 7.1e-1 79.1 1.9e+1 1.1e+0 85.7
7 87 102 1.0e-1 5.3e-2 101.0 1.0e-1 1.0e-1 97.6
8 102 117 2.1e-3 3.9e-3 109.2 1.6e+1 1.6e-1 110.5
Table A.8: Aging-Aware Inversion Coefficients for given GUP (α1 = 0.2, α2 = 0.8).
# GUP GUP ICn ICp GUP ICn ICp GUP
low high ICmin = 0 ICmin =1e-1
1 0 12 5.7e-2 2.4e+1 9.6 2.2e+1 3.4e+1 10.0
2 12 27 5.7e-2 7.8e+0 26.3 2.1e+1 1.4e+1 22.6
3 27 42 8.5e-2 4.7e+0 37.9 2.1e+1 7.8e+0 35.3
4 42 57 8.5e-2 2.6e+0 52.5 1.7e+1 3.3e+0 57.5
5 57 72 6.6e-2 1.3e+0 67.9 2.0e+1 1.9e+0 72.2
6 72 87 8.5e-2 7.1e-1 79.1 1.9e+1 1.1e+0 85.7
7 87 102 1.0e-1 5.3e-2 101.0 1.8e+1 7.1e-1 95.0
8 102 117 2.1e-3 3.9e-3 109.2 1.6e+1 1.6e-1 110.5

A List of Abbreviations
AAS Aging-aware sensitivity
ADC Analog to digital converter
ADE Analog design environment (from Cadence)
ANP Aged netlist parser
AP Action potential
BERT The Berkeley reliability simulator
BMR Beta matching reference
BSIM Berkeley short-channel IGFET model
BTI Bias temperature instability
CHC Channel hot carrier
CHE Channel hot electron
CMOS Complementary metal oxide semiconductor
CMRR Common mode rejection ratio
DAHC Drain Avalanche Hot Carrier
EDA Electronic design aid
EKV Enz-Krummenacher-Vittoz
EM Electromigration
EMI Electromagnetic interference
ENOB Effective number of bits
FEM Finite element method
FOM Figure of merit
GBW Gain-bandwidth
GBWP Gain-bandwidth product
GUP Gain-unity-gain product
HCD Hot carrier degradation
HCI Hot carrier injection
HKMG High-k metal gates
IGFET Insulated-gate field-effect transistor
112 List of Abbreviations
LDD Layout dependence effect
LER Line edge roughness
LFP Local field potential
LNA Low noise amplifier
LSB Least significant bit
LWR Line width roughness
MGG Metal gate granularity
MOR MOS only reference
MOS Metal oxide semiconductor
MTTF Mean time to failure
NBTI Negative bias temperature instability
NMOS N-channel CMOS transistor
NMS Neural measurement system
OTA Operational transconductance amplifier
PBTI Positive bias temperature instability
PIP Polysilicon-insulator-polysilicon (capacitor)
PM Phase margin
PMOS P-channel CMOS transistor
PSRR Power supply rejection ratio
PVT Process-voltage-temperature (variation)
PVTA Process-voltage-temperature-aging (variation)
RDF Random dopant fluctuation
SEU Single event upset
SGHE Secondary Generated Hot Electron
SHE Substrate Hot Electron
SHH Substrate hot hole
SILC Stress-induced leakage current
SPICE Simulation program with integrated circuit emphasis
SR Slew rate
SRF Slew rate falling edge
SRR Slew rate rising edge
TDDB Time-dependent dielectric breakdown
UGF Unit-gain frequency
VAGA Variability-aware gradual aging
WCD Worst-case distance
A List of Symbols
Symbol Description Unit
(·)∗ Parameter value from gm/ID testbench
Acs Gain of common source amplifier dB
ALNA Gain of low noise amplifier dB
AMiller Gain of Miller amplifier dB
AP Area parameter in Pelgrom’s model V ·
√
µm2
β Gain factor AV−1
Cf Filter capacitance F
ci i-th sample of a topology τ
Cin Input capacitance F
COX Oxide capacitance per area fF/ µm2
cτ Vector containing m samples of a topology τ
dkT Vector containing all transistor parameters of a spe-
cific transistor k
di i-th transistpor parameter
∆D Generation of interface traps cm−2
DPh Primitive sensitivity of P with respect to h [P ]/[h]
∆Vth Mismatch in threshold voltage V
Ea Activation energy J ·mol−1
ξdiage AAS of transistor paramater di 1/ yrs
ϵdi Correction factor for AAS of di
Em Maximum channel electrical field V/m
ϵOX Relative oxide permitivity
fugf Unity-gain frequency MHz
fˆugf Normalized unity-gain frequency MHzpFmA
gds Output transconductance
gm Transdoncductance S
gm/ID Transconductance efficiency 1/V
114 List of Symbols
I0 Constant specific current for inversion coefficient A
I□ Sheet current or current per square A/ µm2
IC Inversion coefficient
ID Drain current A
ID,min Minimum drain current A
IDS Drain to source current A
IG Gate current A
IGB Gate to bulk current A
IGD Gate to drain current A
IGS Gate to source current A
Ispec Specific current for inversion coefficient A
J Current densitiy A/ µm2
k Shape parameter in Weibull function
k Boltzmann constant J/K
κ Constant ratio of a current mirror
L Channel length µm
λ Scale parameter in Weibull function
lc Characteristic length of the saturation region µm
Leff Effective channel length µm
Mi Name of transistor i
µ Mobility of channel m2V−1s−1
µ0 Low field mobility of channel m2V−1s−1
N0 Number of initially existing Si–H bonds cm−2
NH Concentration of hydrogen at the interface cm−2
Nit Number of interface traps cm−2
p(cj) Vector of n performance value
pi i-th performanc value
q Charge of an electron ≈ −1.6 ·10−19C
Rτ (t) Reliability function of a topology τ
R Resistance Ω
Sf Shape factor
sp Set of n specification limits
SP Variation paramater in Pelgrom’s model V/m
ShP Normalized sensitivity
ζPh Semi-normalized sensitivity [P ]
ξPh Semi-normalized sensitivity 1/[h]
T Temperature °K
tage Aging time yrs
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tage Vector of aging points in time
Tage Age-dependent operating point
τ Circuit topology (e.g. schematic)
tbd Time to breakdown s
Tgm/ID gm/ID operating point tuple
tOX Gate oxide thickness nm
tsim Transient simulation time s
Tquadratic Quadratic operating point tuple
VAP,max Amplitude of an action potential µV
Vbias Bias voltage V
VD Drain Voltage V
Vdd Supply voltage V
VDS Drain to source voltage V
VDS,sat Saturation voltage V
VG Gate voltage V
VGS Gate to source voltage V
Vin Input Voltage V
VLSB Voltage of a least significant bit V
V− Negative input voltage V
Vo Output voltage V
Vo,min Minimum output voltage V
Vout Output voltage V
Vov Overdrive voltage V
V+ Positive input voltage V
Vref Reference voltage V
VS Source voltage V
vT Temperature voltage kT/q mV
Vth Threshold voltage V
Vth,n Threshold voltage NMOS V
Vth,p Threshold voltage PMOS V
W Channel width µm
Weff Effective channel width µm
W
L
⏐⏐⏐
i Ratio of channel width and length of transistor i
ωT Gain bandwidth MHz
Yτ Yield of a topology τ
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